

2024 ACM/IEEE 6th Symposium on Machine Learning for CAD (MLCAD 2024)

**Salt Lake City, Utah, USA
9-11 September 2024**



**IEEE Catalog Number: CFP24V28-POD
ISBN: 979-8-3503-6357-9**

**Copyright © 2024, Association for Computing Machinery (ACM)
All Rights Reserved**

The copyrights of individual papers are held by the Authors, with some licensed under a Creative Commons Attribution International 4.0 License.

<https://creativecommons.org/licenses/4.0/>

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24V28-POD
ISBN (Print-On-Demand):	979-8-3503-6357-9
ISBN (Online):	979-8-4077-0699-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Flip-Flop Centric Incremental Placement for Simultaneous Timing and Clock Network Power Optimization.....	1
<i>Cristhian Roman-Vicharra, Yiran Chen, Jiang Hu</i>	
Efficient and Effective Neural Networks for Automatic Test Pattern Generation	8
<i>Lizi Zhang, Azadeh Davoodi</i>	
Learning to Compare Hardware Designs for High-Level Synthesis	15
<i>Yunsheng Bai, Atefeh Sohrabizadeh, Zijian Ding, Rongjian Liang, Weikai Li, Ding Wang, Haoxing Ren, Yizhou Sun, Jason Cong</i>	
FACT: Fast and Accurate Multi-Corner Predictor for Timing Closure in Commercial EDA Flows	22
<i>Jiajie Xu, Ziyue Han, Leilei Jin, Shiyang Wu, Hao Yan, Longxing Shi</i>	
ICDaIR: Distribution-Aware Static IR Drop Prediction Flow Based on Image Classification	29
<i>Pinquan Li, Yunfan Zuo, Yuwei Sun, Hao Yan, Longxing Shi</i>	
Enhancing the Capabilities of Quantum Transport Simulations Utilizing Machine Learning Strategies	35
<i>Ateeb Naseer, Yawar Hayat Zarkob, Musaib Rafiq, Mohammad Sajid Nazir, Owais Ahmad, Amit Agarwal, Somnath Bhowmick, Yogesh Singh Chauhan</i>	
An ML-Aided Approach to Automatically Generate Schematic Symbols in PCB EDA Tools	42
<i>Shiyu Gao, Keni Qiu</i>	
IR-Aware ECO Timing Optimization Using Reinforcement Learning.....	49
<i>Wenjing Jiang, Vidya A. Chhabria, Sachin S. Sapatnekar</i>	
ReLS: Retrieval is Efficient Knowledge Transfer for Logic Synthesis	56
<i>Rongjian Liang, Chia-Tung Ho, Anthony Agnesina, Wen-Hao Liu, Haoxin Ren</i>	
A Parallel Simulation Framework Incorporating Machine Learning-Based Hotspot Detection for Accelerated Power Grid Analysis.....	63
<i>Yangfan Jiang, Jianfei Song, Xiaoyu Yang, Xiao Dong, Songyu Sun, Yibo Lin, Zhou Jin, Xunzhao Yin, Cheng Zhuo</i>	
PyHDL-Eval: An LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs.....	70
<i>Christopher Batten, Nathaniel Pinckney, Mingjie Liu, Haoxing Ren, Bruce Khailany</i>	
OpenROAD-Assistant: An Open-Source Large Language Model for Physical Design Tasks	87
<i>Utsav Sharma, Bing-Yue Wu, Sai Rahul Dhanvi Kankipati, Vidya A. Chhabria, Austin Rovinski</i>	
Parallel Per-Tile Activation with Linear Superposition of Thermal Response for Solving Arbitrary Power Pattern in 3DIC Thermal Simulation.....	94
<i>Haiyang He, Norman Chang, Akhilesh Kumar, Jie Yang, Wenbo Xia, Lang Lin, Jessica Yen, Haoliang Jiang, Rishikesh Ranade</i>	
Automated Physical Design Watermarking Leveraging Graph Neural Networks.....	101
<i>Ruisi Zhang, Rachel Selina Rajarathnam, David Z. Pan, Farinaz Koushanfar</i>	

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis.....	111
<i>Zongyue Qin, Yunsheng Bai, Atefeh Sohrabizadeh, Zijian Ding, Ziniu Hu, Yizhou Sun, Jason Cong</i>	
Automated C/C++ Program Repair for High-Level Synthesis Via Large Language Models.....	123
<i>Kangwei Xu, Grace Li Zhang, Xunzhao Yin, Cheng Zhuo, Ulf Schlichtmann, Bing Li</i>	
High-Dimensional Yield Analysis Using Sparse Representation for Long-Tailed Distribution.....	132
<i>Ziqi Wang, Weihao Sun, Zhongxi Guo, Xiao Shi, Longxing Shi</i>	
An Efficient ML-Based Hardware Trojan Localization Framework for RTL Security Analysis.....	139
<i>Ruchao Fan, Yongming Tang, Hao Sun, Jiyuan Liu, He Li</i>	
AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design	146
<i>Ruidi Qiu, Grace Li Zhang, Rolf Drechsler, Ulf Schlichtmann, Bing Li</i>	
TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path	156
<i>Donggyu Kim, Minjae Kim, Junseok Hur, Jakang Lee, Jinoh Cho, Seokhyeong Kang</i>	
Efficient Subgraph Matching Framework for Fast Subcircuit Identification	163
<i>Bohao Li, Shizhang Wang, Tinghuan Chen, Qi Sun, Cheng Zhuo</i>	
TrojanForge: Generating Adversarial Hardware Trojan Examples Using Reinforcement Learning	170
<i>Amin Sarihi, Peter Jamieson, Ahmad Patooghy, Abdel-Hameed A. Badawy</i>	
Human Language to Analog Layout Using GLayout Layout Automation Framework.....	177
<i>Ali Hammoud, Chetanya Goyal, Sakib Pathen, Arlene Dai, Anhang Li, Gregory Kielian, Mehdi Saligane</i>	
HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond	184
<i>Stefan Abi-Karam, Rishov Sarkar, Allison Seigler, Sean Lowe, Zhigang Wei, Hanqiu Chen, Nanditha Rao, Lizy John, Aman Arora, Cong Hao</i>	
MinBLoG: Minimization of Boolean Logic Functions Using Graph Attention Network	193
<i>Prianka Sengupta, Aakash Tyagi, Jiang Hu, Vivek K Rajan, Hesham Mostafa, Somdeb Majumdar</i>	
Thermal Map Dataset for Commercial Multi/Many Core CPU/GPU/TPU.....	201
<i>Jincong Lu, Sheldon X.-D. Tan</i>	
Rome Was Not Built in a Single Step: Hierarchical Prompting for LLM-Based Chip Design	208
<i>Andre Nakkab, Sai Qian Zhang, Ramesh Karri, Siddharth Garg</i>	
Cell Library Characterization for Composite Current Source Models Based on Gaussian Process Regression and Active Learning.....	219
<i>Tao Bai, Zeyuan Deng, Peng Cao</i>	
Chain-Of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization.....	226
<i>Prashanth Vijayaraghavan, Apoorva Nitsure, Charles Mackin, Luyao Shi, Stefano Ambrogio, Arvind Haran, Viresh Paruthi, Ali Elzein, Dan Coops, David Beymer, Tyler Baldwin, Ehsan Degan</i>	
LASP: LLM Assisted Security Property Generation for SoC Verification.....	236
<i>Avinash Ayalasomayajula, Rui Guo, Jingbo Zhou, Sujan Kumar Saha, Farimah Farahmandi</i>	

ML-TIME: ML-driven Timing Analysis of Integrated Circuits in the Presence of Process Variations and Aging Effects	243
<i>Xuanyi Tan, Peter Domanski, Sanmitra Banerjee, Krishnendu Chakrabarty</i>	
Enabling Risk Management of Machine Learning Predictions for FPGA Routability	252
<i>Andrew David Gunter, Maya Thomas, Nikhil Pratap Ghanathe, Steven Wilton</i>	
Machine Learning VLSI CAD Experiments Should Consider Atomic Data Groups	261
<i>Andrew David Gunter, Steven Wilton</i>	
Optimizing Predictive AI in Physical Design Flows with Mini Pixel Batch Gradient Descent	269
<i>Haoyu Yang, Anthony Agnesina, Haoxing Ren</i>	
LLM Based Physical Verification Runset Generator	276
<i>Luis Francisco, Srinii Arikati</i>	
When Device Modeling Meets Machine Learning: Opportunities and Challenges (Invited).....	283
<i>Lining Zhang, Baokang Peng, Yu Li, Hengyi Liu, Wu Dai, Runsheng Wang</i>	
Machine Learning for High Sigma Analog Designs (Invited)	289
<i>Srinivas Jallepalli</i>	
LLM-Assisted Analytics in Semiconductor Test (Invited)	295
<i>Li-C. Wang</i>	
(Invited) Redefining Outliers for On-Wafer Electrical Testing	302
<i>Michihiro Shintani, Takashi Sato</i>	

Author Index