

2024 27th Euromicro Conference on Digital System Design (DSD 2024)

**Paris, France
28-30 August 2024**



**IEEE Catalog Number: CFP24291-POD
ISBN: 979-8-3503-8039-2**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24291-POD
ISBN (Print-On-Demand):	979-8-3503-8039-2
ISBN (Online):	979-8-3503-8038-5
ISSN:	2639-3859

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2024 27th Euromicro Conference on Digital System Design (DSD) DSD 2024

Table of Contents

Welcome Message from Euromicro	xx
Message from the DSD 2024 General Chairs	xxi
Message from the DSD 2024 Technical Program Committee Chairs	xxiii
DSD 2024 Committees	xxiv
Keynotes	xxvii

Session 1A: Emerging Technologies and AI

Parameter Space Exploration of Neural Network Inference Using Ferroelectric Tunnel Junctions for Processing-In-Memory	1
<i>Shima Hosseinzadeh (Friedrich Alexander Universitat Erlangen-Nurnberg), Suzanne Lancaster (NaMLab gGmbH), Amirhossein Parvaresh (Capgemini Germany), Cláudia Silva (NaMLab gGmbH), Thomas Mikolajick (NaMLab gGmbH), Stefan Slesazeck (NaMLab gGmbH), and Dietmar Fey (Friedrich Alexander Universitat Erlangen-Nurnberg)</i>	
Design Objectives for Synthesis of Graphene PN Junction Circuits based on Two-level Representation	11
<i>Subrata Das (Supreme Knowledge Foundation Group of Institutions, India), Arighna Deb (Kalinga Institute of Industrial Technology, India), Petr Fiser (Czech Technical University, Prague, Czech Republic), and Debesh Kumar Das (Jadavpur University, India)</i>	
Hardware Acceleration of Capsule Networks for Real-time Applications	19
<i>Maryam Hemmati (The University of Auckland, New Zealand), Earlene Starling Babette (The University of Auckland, New Zealand), Julia Shan (The University of Auckland, New Zealand), Morteza Biglari-Abhari (The University of Auckland, New Zealand), and Smail Niar (Université Polytechnique Hauts-de-France, France)</i>	

Session 1B: Architectures and Hardware for Security Applications - 1

Counter Power Leakage for Frequency Extraction of Ring Oscillators in ROPUF	26
<i>Ondřej Staníček (Czech Technical University in Prague, Czech Republic), Filip Kodýtek (Czech Technical University in Prague, Czech Republic), and Róbert Lórencz (Czech Technical University in Prague, Czech Republic)</i>	

Investigation of Commercial Off-the-Shelf ReRAM Modules for Use as Runtime-Accessible TRNG... 33

Tolga Arul (University of Passau, Germany), Nico Mexis (University of Passau, Germany), Aleena Elsa George (University of Passau, Germany), Florian Frank (University of Passau, Germany), Nikolaos Athanasios Anagnostopoulos (University of Passau, Germany), and Stefan Katzenbeisser (University of Passau, Germany)

Exploring Fault Injection Attacks on CVA6 PMP Configuration Flow 43

Kévin Quénéhervé (Université Bretagne Sud, UMR 6285, Lab-STICC, France), William Pensec (Université Bretagne Sud, UMR 6285, Lab-STICC, France), Philippe Tanguy (Université Bretagne Sud, UMR 6285, Lab-STICC, France), Rachid Dafali (DGA MI, France), and Vianney Lapôtre (Université Bretagne Sud, UMR 6285, Lab-STICC, France)

Impact of Compiler Optimization Flags on Side-Channel Information Leakage of SipHash algorithm 51

Matúš Olekšák (CTU in Prague, Czech Republic) and Vojtěch Miškovský (CTU in Prague, Czech Republic)

Session 1C: Dependability, Testing and Fault Tolerance in Digital Systems

SAT can Ensure Polynomial Bounds for the Verification of Circuits with Limited Cutwidth 57

Luca Müller (German Research Center for Artificial Intelligence, Germany) and Rolf Drechsler (University of Bremen, Germany)

Studying the Degradation of Propagation Delay on FPGAs at the European XFEL 65

Leandro Lanzieri (Deutsches Elektronen-Synchrotron DESY, Germany), Lukasz Butkowski (Deutsches Elektronen-Synchrotron DESY, Germany), Jiri Kral (Deutsches Elektronen-Synchrotron DESY, Germany), Goerschwin Fey (Hamburg University of Technology, Germany), Holger Schlarb (Deutsches Elektronen-Synchrotron DESY, Germany), and Thomas C. Schmidt (Hamburg University of Applied Sciences, Germany)

Influence of Structural Units on Vulnerability of Systems with Distinct Protection Approaches 73

Ján Mach (Slovak University of Technology, Bratislava), Lukáš Kohútka (Slovak University of Technology, Bratislava), and Pavel Čičák (Slovak University of Technology, Bratislava)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications 81

Arvin Delavari (Iran University of Science and Technology, Iran), Faraz Ghoreishy (Iran University of Science and Technology, Iran), Hadi Shahriar Shahhoseini (Iran University of Science and Technology, Iran), and Sattar Mirzakuchaki (Iran University of Science and Technology, Iran)

Session 2A: Networking

APEnetX: a Custom NIC for Cluster Interconnects	90
<i>Roberto Ammendola (INFN, Italy), Andrea Biagioni (INFN, Italy), Carlotta Chiarini (INFN, Italy), Paolo Cretaro (INFN, Italy), Ottorino Frezza (INFN, Italy), Francesca Lo Cicero (INFN, Italy), Alessandro Lonardo (INFN, Italy), Michele Martinelli (INFN, Italy), Pier Stanislao Paolucci (INFN, Italy), Elena Pastorelli (INFN, Italy), Luca Pontisso (INFN, Italy), Cristian Rossi (INFN, Italy), Francesco Simula (INFN, Italy), and Piero Vicini (INFN, Italy)</i>	
FlexCross: High-Speed and Flexible Packet Processing via a Crosspoint-Queued Crossbar	98
<i>Klajd Zyla (Technical University of Munich, Germany), Marco Liess (Technical University of Munich, Germany), Thomas Wild (Technical University of Munich, Germany), and Andreas Herkersdorf (Technical University of Munich, Germany)</i>	
Achieving High Throughput with a Trainable Neural-Network-Based Equalizer for Communications on FPGA	106
<i>Jonas Ney (RPTU Kaiserslautern-Landau) and Norbert Wehn (RPTU Kaiserslautern-Landau)</i>	
A Hardware Accelerator for Quantile Estimation of Network Packet Attributes	114
<i>Carolina Gallardo-Pavesi (Universidad de Concepción, Chile), Yaime Fernández (Universidad de Concepción, Chile), Javier E. Soto (Universidad de Concepción, Chile), Cecilia Hernández (Universidad de Concepción, Chile), and Miguel Figueroa (Universidad de Concepción, Chile)</i>	
Agile Design-Space Exploration of Dynamic Layer-skipping in Neural Receivers	122
<i>Bram van Bolderik (Eindhoven University of Technology, The Netherlands), Souradip Sarkar (Cadence Design Systems, Germany), Vlado Menkovski (Eindhoven University of Technology, The Netherlands), Sonia Heemstra (Eindhoven University of Technology, The Netherlands), and Manil Dev Gomony (Eindhoven University of Technology, The Netherlands)</i>	

Session 2B: Architectures and Hardware for Security Applications - 2

How Primitive but How Effective: Fault-Injection Attack on Cryptographic Accelerator of Microchip CEC 1702 Microcontroller	129
<i>Lukáš Daněk (Czech Technical University in Prague) and Martin Novotný (Czech Technical University in Prague)</i>	
Securing Elapsed Time for Blockchain: Proof of Hardware Time and Some of Its Physical Threats	137
<i>Quentin Jayet (Univ. Grenoble Alpes, CEA, LETI, DSYS, France), Christine Hennebert (Univ. Grenoble Alpes, CEA, LETI, DSYS, France), Yann Kieffer (Univ. Grenoble Alpes, Grenoble INP, LCIS, 26000 Valence, France), and Vincent Beroulle (Univ. Grenoble Alpes, Grenoble INP, LCIS, France)</i>	
Automatic Generation of Modular Multipliers upon Pseudo-Mersenne Primes using DSP Blocks on FPGAs	145
<i>Shree Harish S (Indian Institute of Technology Kanpur) and Debapriya Basu Roy (Indian Institute of Technology Kanpur)</i>	

Design and Evaluation of Combined Hardware FIA and SCA Countermeasures for AES Cipher	153
<i>F. Eugenio Potestad-Ordóñez (Escuela Politécnica Superior, University of Seville and Instituto de Microelectrónica de Sevilla IMSE-CNM (CSIC / University of Seville)), Erica Tena-Sánchez (Escuela Politécnica Superior, University of Seville and Instituto de Microelectrónica de Sevilla IMSE-CNM (CSIC / University of Seville)), Virginia Zúñiga-González (Instituto de Microelectrónica de Sevilla IMSE-CNM (CSIC / University of Seville)), and Antonio J. Acosta (Physics Faculty, University of Seville and Instituto de Microelectrónica de Sevilla IMSE-CNM (CSIC / University of Seville))</i>	

Session 2C: Digital Design and Verification with Chisel

Teaching Agile Hardware Design with Chisel	161
<i>Scott Beamer (University of California, Santa Cruz)</i>	
Hardware Generators with Chisel	168
<i>Martin Schoeberl (Technical University of Denmark), Hans Jakob Damsgaard (Tampere University, Finland), Luca Pezzarossa (Technical University of Denmark, Denmark), Oliver Keszocze (Technical University of Denmark, Denmark), and Erling Rennemo Jellum (Norwegian University of Science and Technology, Norway)</i>	
DSL-based SNN Accelerator Design using Chisel	176
<i>Patrick Plagwitz (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), Frank Hannig (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), and Oliver Keszocze (Technical University of Denmark)</i>	

Session 3: Poster Session

Session 4A: Networking and Application of AI

econIC: Saving Energy through SmartNIC-based Load Balancing of Mixed-Critical Ethernet Traffic	185
<i>Franz Biersack (Technical University of Munich, Germany), Marco Liess (Technical University of Munich, Germany), Markus Absmann (Technical University of Munich, Germany), Fabiana Lotter (Technical University of Munich, Germany), Thomas Wild (Technical University of Munich, Germany), and Andreas Herkersdorf (Technical University of Munich, Germany)</i>	
Exploiting Virtual Layers and Pruning for FPGA-based Adaptive Traffic Classification	194
<i>Julio Costella Vicenzi (UFRGS), Guilherme Korol (UFRGS), Michael Guilherme Jordan (UFRGS), Mateus Beck Rutzig (UFSM), and Antonio Carlos Schneider Beck (UFRGS)</i>	

CNN-LSTM implementation methodology on SoC FPGA for Human Action Recognition based on Video	202
<i>Daniel Suárez (Universidad de Cantabria, Spain), Víctor Fernández (Universidad de Cantabria, Spain), and Héctor Posadas (Universidad de Cantabria, Spain)</i>	
PowerYOLO: Mixed Precision Model for Hardware Efficient Object Detection with Event Data .	210
<i>Dominika Przewlocka-Rus (AGH University of Krakow), Tomasz Kryjak (AGH University of Krakow), and Marek Gorgon (AGH University of Krakow)</i>	

Session 4B: Architectures and Hardware for Security Applications & Computer-Aided-Design of circuits and systems

Two's Complement: Monitoring Software Control Flow using Both Power and Electromagnetic Side Channels	218
<i>Michael Amar (Ben Gurion University of the Negev, Israel), Yossi Oren (Ben Gurion University of the Negev, Israel), Lojenaa Navanesan (Ben-Gurion University of the Negev, Israel), and Asanka Sayakkara (University of Colombo School of Computing, Sri Lanka)</i>	
An HLS Algorithm for the Direct Synthesis of Complex Control Flow Graphs into Finite State Machines with Implicit Datapath	227
<i>Jean-Christophe Le Lann (Labsticc ENSTA Bretagne)</i>	
Integrated Mapping and Scheduling Optimization with Genetic Algorithms based on a Novel Encoding Scheme	234
<i>Zhifang Sun (Hunan Institute of Science and Technology), Shengjie Jin (Hunan Institute of Science and Technology), Jinxue Duan (Hunan Institute of Science and Technology), Junqiang Jiang (Linköping University), and Zebo Peng (Linköping University)</i>	
SplitMS: Split Modulo-Scheduling for Accelerating Loops onto CGRAs	242
<i>Christie Sajitha Sajan (IIT Palakkad, India & Univ. Bretagne-Sud, France), Kevin J. M. Martin (Univ. Bretagne-Sud, CNRS UMR 6285, Lab-STICC, France), Satyajit Das (IIT Palakkad, India), and Philippe Coussy (Univ. Bretagne-Sud, CNRS UMR 6285, Lab-STICC, France)</i>	

Session 4C: Sustainable Digital System Design

Streamlined Models of CMOS Image Sensors Carbon Impacts	250
<i>Olivier Weppe (INSA Rennes, CNRS, IETR - UMR 6164, Univ Rennes, France), Jérôme Chossat (STMicroelectronics, France), Thibaut Marty (INSA Rennes, CNRS, IETR - UMR 6164, Univ Rennes, France), Jean-Christophe Prévotet (INSA Rennes, CNRS, IETR - UMR 6164, Univ Rennes, France), and Maxime Pelcat (INSA Rennes, CNRS, IETR - UMR 6164, Univ Rennes, France)</i>	
HAHMF: Heuristic-Augmented Asymmetric Heterogeneous Splitting for Hardware Efficient Multipliers Framework	258
<i>Saketh Gajawada (International Institute of Information Technology Bangalore), Dantu Nandini Devi (International Institute of Information Technology Bangalore), and Madhav Rao (International Institute of Information Technology Bangalore)</i>	

Session 5A: Hardware Acceleration Analysis and Scheduling

Exploration of Custom Floating-Point Formats: A Systematic Approach	266
<i>Saba Yousefzadeh (KTH Royal Institute of Technology), Yu Yang (KTH Royal Institute of Technology), Astile Peter (KTH Royal Institute of Technology), Dimitrios Stathis (KTH Royal Institute of Technology), and Ahmed Hemani (KTH Royal Institute of Technology)</i>	
Hardware-level Access Control and Scheduling of Shared Hardware Accelerators	274
<i>Cornelia Wulf (TU Dresden, Germany), Sergio Pertuz (TU Dresden, Germany), and Diana Göhringer (TU Dresden, Germany)</i>	
Achieving Flexible Performance Isolation on the AMD Xilinx Zynq UltraScale+	282
<i>Alejandro Serrano-Cases (University of Alicante and BSC), Enrico Mezzetti (BSC), Jaume Abella (BSC), and Francisco J Cazorla (BSC)</i>	
Partial Reconfiguration for Energy-Efficient Inference on FPGA: A Case Study with ResNet-18	291
<i>Zhuoer Li (LEAT, Université Côte d'Azur) and Sébastien Bilavarn (LEAT, Université Côte d'Azur)</i>	

Session 5B: Hardware, Software, and Tools for the IoT-to-Edge-to-Cloud Continuum

Leveraging Reusable Code and Proofs to Design Complex DRAM Controllers – A Case Study ...	298
<i>Felipe Lisboa Malaquias (LTCl, Télécom Paris, Institut Polytechnique de Paris, France), Mihail Asavoaie (Université Paris Saclay, CEA List, France), and Florian Brandner (LTCl, Télécom Paris, Institut Polytechnique de Paris, France)</i>	
SmartDMA: Adaptable Memory Access Controller for CGRA-based Processing Systems	306
<i>Luca Zulberti (University of Pisa, Italy), Andrea Monorchio (University of Pisa, Italy), Matteo Monopoli (University of Pisa, Italy), Gabriela Mystkowska (University of Pisa, Italy), Pietro Nannipieri (University of Pisa, Italy), and Luca Fanucci (University of Pisa, Italy)</i>	
Flexible Precision Vector Extension for Energy Efficient Coarse-Grained Reconfigurable Array AI-Engine	314
<i>Gabriela Mystkowska (University of Pisa, Italy), Luca Zulberti (University of Pisa, Italy), Matteo Monopoli (University of Pisa, Italy), Pietro Nannipieri (University of Pisa, Italy), and Luca Fanucci (University of Pisa, Italy)</i>	
AUTOSAR AP and ROS 2 Collaboration Framework	319
<i>Ryudai Iwakami (Graduate School of Science and Engineering Saitama University), Bo Peng (EMB IV), Hiroyuki Hanyu (Technology Development Functional Division Hitachi Astemo, Ltd.), Tasuku Ishigooka (Technology Development Functional Division Hitachi Astemo, Ltd.), and Takuya Azumi (Graduate School of Science and Engineering Saitama University)</i>	

Multiprotocol Middleware Translator for IoT	327
<i>Bernado Cabral (INESC-TEC/ISEP), Ricardo Venâncio (INESC-TEC/ISEP), Pedro Costa (INESC-TEC/ISEP), Tiago Fonseca (INESC-TEC/ISEP), Luis Lino Ferreira (INESC-TEC/ISEP), António Barros (INESC-TEC/ISEP), and Ricardo Severino (INESC-TEC/ISEP)</i>	

Session 5C: Opensource Methods, architectures, tools and technologies for RISC-V

Seal5: Semi-automated LLVM Support for RISC-V ISA Extensions Including Autovectorization ..	335
<i>Philipp van Kempen (Technical University of Munich, Germany), Mathis Salmen (Technical University of Munich, Germany), Daniel Mueller-Gritschneider (TU Wien, Austria), and Ulf Schlichtmann (Technical University of Munich, Germany)</i>	

Coordinating the Fetch and Issue Warp Schedulers to Increase the Timing Predictability of GPUs	343
<i>Noïc Crouzet (IRIT, Université de Toulouse, CNRS, Toulouse INP, UT3), Thomas Carle (IRIT, Université de Toulouse, CNRS, Toulouse INP, UT3), and Christine Rochange (IRIT, Université de Toulouse, CNRS, Toulouse INP, UT3)</i>	

A Suite of Processors to Explore CHERI-RISC-V Microarchitecture	351
<i>Peter Rugg (University of Cambridge, UK), Jonathan Woodruff (University of Cambridge, UK), Alexandre Joannou (University of Cambridge, UK), and Simon W. Moore (University of Cambridge, UK)</i>	

Session 6A: Security and monitoring of hardware devices

Circuit Disguise: Detecting Malicious Circuits in Cloud FPGAs without IP Disclosure	361
<i>Can Aknesil (Royal Institute of Technology (KTH), Sweden) and Elena Dubrova (Royal Institute of Technology (KTH), Sweden)</i>	

Scripting the Unpredictable: Automate Fault Injection in RTL Simulation for Vulnerability Assessment	369
<i>William Pensec (Université Bretagne Sud, UMR 6285, Lab-STICC), Vianney Lapôtre (Université Bretagne Sud, UMR 6285, Lab-STICC), and Guy Gogniat (Université Bretagne Sud, UMR 6285, Lab-STICC)</i>	

Dynamic Frequency Boosting of RISC-V FPSoCs Through Monitoring Runtime Path Activations	377
<i>Georgios Anagnostopoulos (National Technical University of Athens), Nikolaos Zompakis (National Technical University of Athens), and Sotirios Xydis (National Technical University of Athens)</i>	

External Memory Protection on FPGA-Based Embedded Systems	385
<i>João Carlos Resende (Instituto Superior Técnico, Universidade de Lisboa / INESC-ID), Aleksandar Ilic (Instituto Superior Técnico, Universidade de Lisboa / INESC-ID), and Ricardo Chaves (Instituto Superior Técnico, Universidade de Lisboa / INESC-ID)</i>	

Event Monitor Validation in High-Integrity Systems	394
<i>Roger Pujol (Universitat Politècnica de Catalunya, Spain & Barcelona Supercomputing Center, Spain), Sergi Vilardell (Barcelona Supercomputing Center, Spain), Enrico Mezzetti (Barcelona Supercomputing Center, Spain), Mohamed Hassan (McMaster University, Canada), Jaume Abella (Barcelona Supercomputing Center, Spain), and Francisco J. Cazorla (Barcelona Supercomputing Center, Spain)</i>	

Session 6B: Safety, Security and Privacy of Cyber-Physical Systems, and Computations at the Edge

Automated Polyhedron-based TDMA Schedule Design for Predictable Mixed-Criticality MPSoCs	403
<i>Matthias Stammner (Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany), Florian Schade (Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany), and Jürgen Becker (Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany)</i>	
DA-CGRA: Domain-Aware Heterogeneous Coarse-Grained Reconfigurable Architecture for the Edge	410
<i>Ensieh Aliagha (TU Dresden), Najdet Charaf (TU Dresden), Nitin Krishna Venkatesan (TU Dresden), and Diana Goehring (TU Dresden)</i>	
Efficient Edge AI: Deploying Convolutional Neural Networks on FPGA with the Gemini Accelerator	418
<i>Federico Nicolás Peccia (FZI Research Center for Information Technology), Svetlana Pavlitska (FZI Research Center for Information Technology), Tobias Fleck (FZI Research Center for Information Technology), and Oliver Bringmann (University of Tübingen)</i>	
PRIV-DRIVE: Privacy-Ensured Federated Learning using Homomorphic Encryption for Driver Fatigue Detection	427
<i>Sima Sinaei (RISE Research Institutes of Sweden)</i>	

Session 6C: European Projects in Digital Systems Design – 1

6G-TakeOff: Holistic 3D Networks for 6G Wireless Communications	435
<i>Marko Andjelkovic (IHP), Nebojsa Maletic (IHP), Nicola Miglioranza (IHP), Milos Krstic (IHP), Enrico Koeck (EANT), Jan Buchholz (IMST), Markus Fehrenz (Creonic), Shaden Baradie (John Deere European Technology Innovation Center), Dirk Wuebben (University of Bremen), and Markus Breitbach (Deutsche Telekom)</i>	

3D Decision Support Tool for Brain Tumour Surgery: The STRATUM Project	443
<i>Himar Fabelo (Fundación Canaria Instituto de Investigación Sanitaria de Canarias (FIISC), Spain), Raquel Leon (Universidad de Las Palmas de Gran Canaria, Spain), Emanuele Torti (University of Pavia, Italy), Santiago Marco (Barcelona Supercomputing Center, Universitat Politècnica de Catalunya, Spain), Max Verbers (Eindhoven University of Technology (TU/e), The Netherlands), Yann Falevoz (UPMEM, France), Yolanda Ramallo-Fariña (Fundación Canaria Instituto de Investigación Sanitaria de Canarias (FIISC), Red de Investigación en Cronicidad, Atención Primaria y Promoción de la Salud (RICAPPS), Spain), Christian Weis (University of Kaiserslautern-Landau, Germany), Ana Wagner (Universidad de Las Palmas de Gran Canaria, Complejo Hospitalario Universitario Insular Materno-Infantil de Canarias, Spain), Eduardo Juarez (Universidad Politécnica de Madrid, Spain), Claudio Rial (OPTOMIC España S.A., Spain), Alfonso Lagares (Hospital Universitario 12 Octubre, Universidad Complutense de Madrid, Instituto de Investigaciones Sanitarias (imas12), Spain.), Gustav Burström (Karolinska University Hospital, Sweden), Francesco Loporati (University of Pavia, Italy), Elisa Marenzi (University of Pavia, Italy), Teresa Cervero (Barcelona Supercomputing Center, Spain), Miquel Moreto (Barcelona Supercomputing Center, Universitat Politècnica de Catalunya, Spain), Giovanni Danese (University of Pavia, Italy), Sveta Zinger (Eindhoven University of Technology (TU/e), The Netherlands), Francesca Manni (Eindhoven University of Technology (TU/e), The Netherlands), Maria Luisa Alvarez-Male (Universidad de Las Palmas de Gran Canaria, Spain), Jesus Morera (Hospital Universitario de Gran Canaria Dr. Negrin, Spain), Bernardino Clavo (Hospital Universitario de Gran Canaria Doctor Negrin, Fundación Canaria Instituto de Investigación Sanitaria de Canarias (FIISC), Spain), Gustavo M. Callico (Universidad de Las Palmas de Gran Canaria, Spain), and Stratum Consortium (Universidad de Las Palmas de Gran Canaria (Coordinator), Spain)</i>	
REBECCA: Reconfigurable Heterogeneous Highly Parallel Processing Platform for Safe and Secure AI	451
<i>Andreas Brokalakis (Exascale Performance Systems - EXAPSYS), Iakovos Mavroidis (Technical University of Crete), Konstantinos Georgopoulos (Technical University of Crete), Pavlos Malakonakis (Exascale Performance Systems - EXAPSYS), Konstantinos Harteros (Exascale Performance Systems - EXAPSYS), Dimitris Andronikou (Exascale Performance Systems - EXAPSYS), Yannis Galanomatis (Exascale Performance Systems - EXAPSYS), Charalampos Savvakos (Exascale Performance Systems - EXAPSYS), Grigoris Chrysos (Technical University of Crete), Sotiris Ioannidis (Technical University of Crete), and Ioannis Papaefstathiou (Exascale Performance Systems - EXAPSYS)</i>	

Session 7: Industrial Session

Session 8A: Hyperspectral Imaging Applications, Algorithms and Architectures

Assessment of the Performance of a Commercial Spectral Sensor for Portable and Cost-Effective Multispectral Applications	457
<i>Antonio J. Pérez-Ávila (University of Granada, Spain), Miguel A. Mesa-Simón (University of Granada, Spain), Antonio Martínez-Olmos (University of Granada, Spain), Alberto J. Palma (University of Granada, Spain), and Nuria López-Ruiz (University of Granada, Spain)</i>	
Assessing Processing Strategies on Data from Medical Hyperspectral Acquisition Systems	464
<i>Laura Quintana-Quintana (Research Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC), Spain), Carlos Vega (Research Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC), Spain), Raquel Leon (Research Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC), Spain), Guillermo V. Socorro-Marrero (Research Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC), Spain), Samuel Ortega (Norwegian Institute of Food, Fisheries and Aquaculture Research (Nofima), Tromsø, Norway), and Gustavo M. Callico (Research Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC), Spain)</i>	
Inter-band Movement Compensation Method for Hyperspectral Images based on Spectral Scanning Technology	472
<i>Nerea Marquez-Suarez (Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC)), Carlos Vega (Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC)), Raquel Leon (Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC)), and Gustavo M. Callico (Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria (ULPGC))</i>	
HS2RGB: an Encoder Approach to Transform Hyper- Spectral Images to Enriched RGB Images	480
<i>Marco Gazzoni (University of Pavia, Italy), Emanuele Torti (University of Pavia, Italy), Elisa Marenzi (University of Pavia, Italy), Giovanni Danese (University of Pavia, Italy), and Francesco Leporati (University of Pavia, Italy)</i>	

Session 8B: Hardware and Resource Aware Digital AI

Optimizing Data Compression: Enhanced Golomb-Rice Encoding with Parallel Decoding Strategies for TinyML Applications	487
<i>Mounika Vaddeboina (Infineon Technologies AG), Alper Yilmazer (Infineon Technologies AG), and Wolfgang Ecker (Infineon Technologies AG)</i>	

LeQC-AT: Learning Quantization Configurations during Adversarial Training for Robust Deep Neural Networks	495
<i>Siddharth Gupta (Ruhr-Universität Bochum, Germany), Salim Ullah (Ruhr-Universität Bochum, Germany), and Akash Kumar (Ruhr-Universität Bochum, Germany)</i>	
High Throughput and Low Bandwidth Demand: Accelerating CNN Inference Block-by-Block on FPGAs	503
<i>Yan Chen (Japan Advanced Institute of Science and Technology) and Kiyofumi Tanaka (Japan Advanced Institute of Science and Technology)</i>	
HW/SW Collaborative Techniques for Accelerating TinyML Inference Time at No Cost	512
<i>Bailian Sun (McMaster University) and Mohamed Hassan (McMaster University)</i>	

Session 8C: European Projects in Digital Systems Design – 2

Digital Twins Benefits and Challenges from Intelligent Motion Control Point of View	521
<i>Matias Vierimaa (VTT Technical Research Centre of Finland Ltd, Finland), Mikko Heiskanen (VTT Technical Research Centre of Finland Ltd, Finland), Sajid Mohamed (DigitalTwin Technology GmbH, Germany), and Hans Kuppens (Sioux Technologies B.V., The Netherlands)</i>	

The TEXTAROSSA Project: Cool All the Way Down to the Hardware	526
---	-----

Antonio Filgueras (Universitat Politècnica de Catalunya, Spain; Barcelona Supercomputing Center, Spain), Giovanni Agosta (Politecnico di Milano, Italy; Centro Interuniversitario Nazionale per l'Informatica, Italy), Marco Aldinucci (National Research Council, Italy; University of Torino, Italy), Carlos Álvarez (Universitat Politècnica de Catalunya, Spain; Barcelona Supercomputing Center, Spain), Massimo Bernaschi (National Research Council, Italy), Andrea Biagioni (INFN Sezione di Roma, Italy), Daniele Cattaneo (Politecnico di Milano, Italy), Alessandro Celestini (National Research Council, Italy), Massimo Celino (ENEA, Italy), Carlotta Chiarini (INFN Sezione di Roma, Italy; Università Sapienza di Roma, Italy), Paolo Cretaro (INFN Sezione di Roma, Italy), Pasqua D'Ambra (National Research Council (CNR), Italy), Juan Miguel de Haro Ruiz (Universitat Politècnica de Catalunya, Spain; Barcelona Supercomputing Center, Spain), William Fornaciari (Politecnico di Milano, Italy; Centro Interuniversitario Nazionale per l'Informatica (CINI), Italy), Ottorino Frezza (INFN Sezione di Roma, Italy), Francesco Giacomini (INFN, Italy), Francesco Iannone (ENEA, Italy), Daniel Jaschke (Ulm University, Germany; INFN Sezione di Padova, Italy; Università degli Studi di Padova, Italy), Daniel Jiménez-González (Universitat Politècnica de Catalunya, Spain; Barcelona Supercomputing Center, Spain), Michal Kulczewski (Poznan Supercomputing and Networking Center, Poland), Alberto Leva (Politecnico di Milano, Italy), Francesca Lo Cicero (INFN Sezione di Roma, Italy), Alessandro Lonardo (INFN Sezione di Roma, Italy), Michele Martinelli (INFN Sezione di Roma, Italy), Xavier Martorell (Universitat Politècnica de Catalunya, Spain; Barcelona Supercomputing Center, Spain), Simone Montangero (Università degli Studi di Padova, Italy; Padua Quantum Technologies Research Center, Italy; INFN Sezione di Padova, Italy; Ulm University, Germany), Lucas Morais (Universitat Politècnica de Catalunya, Spain; Barcelona Supercomputing Center, Spain), Ariel Oleksiak (Poznan Supercomputing and Networking Center, Poland), Paolo Palazzari (ENEA, Italy), Luca Pontisso (INFN Sezione di Roma, Italy), Federico Reghenzani (Politecnico di Milano, Italy; Centro Interuniversitario Nazionale per l'Informatica, Italy), Cristian Rossi (INFN Sezione di Roma, Italy), Sergio Saponara (University of Pisa, Italy; Politecnico di Milano, Italy; Centro Interuniversitario Nazionale per l'Informatica (CINI), Italy), Carlo Saverio Lodi (Politecnico di Milano, Italy), Francesco Simula (INFN Sezione di Roma, Italy), Federico Terraneo (Politecnico di Milano, Italy; Centro Interuniversitario Nazionale per l'Informatica (CINI), Italy), Piero Vicini (INFN Sezione di Roma, Italy), Miquel Vidal (Barcelona Supercomputing Center, Spain), Giuseppe Zummo (ENEA, Italy), Andrea Galimberti (Politecnico di Milano, Italy), and Davide Zoni (Politecnico di Milano, Italy)

SAND5G - Security Assessments for Networks and Services in 5G Networks	534
<i>Aimilia Bantouna (WINGS ICT Solutions, Greece), Paris Kitsos (University of Patras - University of the Peloponnese, Greece), Kostas Lampropoulos (University of Patras, Greece), Kostas Poullos (SPHYNX HELLAS, Greece), Omar Qaise (OQ Technology, Luxembourg), Lampros Raptis (Hellenic Authority for Communication Security and Privacy, Greece), Andreas Stamoulis (Ministry of Digital Governance, National Cyber Security Authority, Greece), and Christos Tranoris (p-net, Greece)</i>	

Session 9A: Vision, Image, Numbers and Functions

Event-based vision on FPGAs - a survey	541
<i>Tomasz Kryjak (AGH University of Krakow)</i>	
An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery	551
<i>Cornell Castelino (Trinity College Dublin, Ireland), Shashwat Khandelwal (Trinity College Dublin, Ireland), Shreejith Shanker (Trinity College Dublin, Ireland), and Sharatchandra Varma Bogaraju (Ulster University, Northern Ireland)</i>	
TAP: Task-Aware Profiling on Integrated Systems	559
<i>Jeremy Jens Giesen León (Universitat Politècnica de Catalunya, Spain. Barcelona Supercomputing Center, Spain), Enrico Mezzetti (Barcelona Supercomputing Center, Spain), Jaume Abella (Barcelona Supercomputing Center, Spain), and Francisco Javier Cazorla Almeida (Barcelona Supercomputing Center, Spain)</i>	
Precision and Power Efficient Piece-wise-Linear Implementation of Transcendental Functions.	568
<i>Kanish R (International Institute of Information Technology Bangalore), Omkar Ratnaparkhi (International Institute of Information Technology Bangalore), and Madhav Rao (International Institute of Information Technology Bangalore)</i>	

Session 9B: Advanced Systems for Health Wellness and Personal Monitoring

Synchronisation of a Multimodal Sensing Setup for Analysis of Conservatory Pianists	576
<i>Rens Baeyens (Cosys-Lab, University of Antwerp), Max Cornilly (University of Antwerp), Dennis Laurijssen (University of Antwerp), Ron Clijsen (SUPSI), Jean-Pierre Baeyens (SUPSI), Jan Steckel (Cosys-Lab, University of Antwerp), and Walter Daems (Cosys-Lab, University of Antwerp)</i>	
In-Sensor Self-Calibration Circuit of MEMS Pressure Sensors for Accurate Localization	582
<i>Paola Vitolo (University of Salerno, Italy), Gian Domenico Licciardo (University of Salerno, Italy), Danilo Pau (STMicroelectronics, Italy), Rosalba Liguori (University of Salerno, Italy), Luigi Di Benedetto (University of Salerno, Italy), and Alfredo Rubino (University of Salerno, Italy)</i>	

FPGA Design of Digital Circuits for Phonocardiogram Pre-Processing Enabling Real-Time and Low-Power AI Processing	588
<i>Domenico Ragusa (University of Pavia, Italy), Antonio J. Rodriguez-Almeida (Institute for Applied Microelectronics (IUMA), Spain), Marco Gazzoni (University of Pavia, Italy), Emanuele Torti (University of Pavia, Italy), Elisa Marenzi (University of Pavia, Italy), Himar Fabelo (Fundación Canaria Instituto de Investigación Sanitaria de Canaria (FIISC), Spain), Gustavo M. Callico (Institute for Applied Microelectronics (IUMA), Spain), and Francesco Leporati (University of Pavia, Italy)</i>	
Low-Power Implementation of a U-Net-based Model for Heart Sound Segmentation on a Low-Cost FPGA	596
<i>Daniel Enériz (University of Zaragoza, Spain), Anotnio J. Rodriguez-Almeida (University of Las Palmas de Gran Canaria, Spain), Himar Fabelo (University of Las Palmas de Gran Canaria, Spain), Gustavo M. Callico (University of Las Palmas de Gran Canaria, Spain), Nicolás Medrano (University of Zaragoza, Spain), and Belén Calvo (University of Zaragoza, Spain)</i>	

Session 9C: European Projects in Digital Systems Design – 3

The LoLiPoP-IoT Project: Long Life Power Platforms for Internet of Things	604
<i>Jakub Lojda (Brno University of Technology, Czech Republic), Josef Strnadel (Brno University of Technology, Czech Republic), Vaclav Simek (Brno University of Technology, Czech Republic), Pavel Smrz (Brno University of Technology, Czech Republic), Mike Hayes (Tyndall National Institute, Ireland), and Ralf Popp (Edacentrum GmbH, Germany)</i>	
The METASAT Modelling and Code Generation Toolchain for XtratuM and Hardware Accelerators .	612
<i>Alejandro J. Calderón (Ikerlan Technology Research Centre, Spain), Aitor Amonarriz (Ikerlan Technology Research Centre, Spain), Mar Hernández (Ikerlan Technology Research Centre, Spain), Leonidas Kosmidis (Barcelona Supercomputing Center (BSC), Spain), Jannis Wolf (Barcelona Supercomputing Center (BSC), Spain), Marc Solé Bonet (Barcelona Supercomputing Center (BSC), Spain), Matina M. Trompouki (Barcelona Supercomputing Center (BSC), Spain), Mikel Segura (Ikerlan Technology Research Centre, Spain), and Peio Onaindia (Ikerlan Technology Research Centre, Spain)</i>	

Trusted SMEs for Sustainable Growth of Europeans Economical Backbone to Strengthen the Digital Sovereignty: The KDT Resilient Trust Project	620
---	-----

Hassan Aboushady (Seamless Waves, France), Noemie Beringuier-Boher (Synopsys Inc.), Kelly Burke (DGA Spa, Italy), Philippe Dallemagne (Centre Suisse d'Electronique et de Microtechnique SA, Switzerland), Mario De Biase (AKKODIS Italy Srl, Italy), Manuel Di Frangia (ADECCO Group, Italy), Virginie Deniau (Université Gustave Eiffel, France), Enrico Ferrari (Rulx Innovation Labs Srl, Italy), Christophe Gaquière (MC2 Technologies, France), Dominique Morche (Université Grenoble Alpes - CEA/Leti, France), Fabio Patrone (Università degli Studi di Genova, Italy), Stefano Pesci (Centro Nautico Permare Srl, Italy), Luigi Pomante (Università degli Studi dell'Aquila, Italy), Andries Stam (Almende BV, Netherlands), Vincenzo Stornelli (Università degli Studi dell'Aquila, Italy), Haralampos-G. Stratigopoulos (Sorbonne Université – CNRS/LIP6, France), Mottaqiallah Taouil (Delft University of Technology, Netherlands), Emmanuel Vaumorin (Arteris IP, France), Jonathan Villain (Université Gustave Eiffel, France), and Sander Steeghs (Almende BV, Netherlands)

Author Index	629
---------------------------	------------