

2024 IEEE International Test Conference (ITC 2024)

**San Diego, California, USA
3-8 November 2024**



**IEEE Catalog Number: CFP24ITC-POD
ISBN: 979-8-3315-2014-4**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24ITC-POD
ISBN (Print-On-Demand):	979-8-3315-2014-4
ISBN (Online):	979-8-3315-2013-7
ISSN:	1089-3539

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2024 IEEE International Test Conference (ITC) **ITC 2024**

Table of Contents

Welcome Message	xiv
Steering Committee	xv
Program Committee	xvii

Session A1: ML in Test (AI Track)

A Robust On-Chip Sensor for Online Monitoring of BTI-Induced Aging in Integrated Circuits	1
<i>Daniel Brenya Adjei (Iowa State University), Emmanuel Nti Darko (Iowa State University), and Degang Chen (Iowa State University)</i>	
Identifying Undetectable Defects Using Equivalence Checking	6
<i>Lars Hedrich (University of Frankfurt, Germany), Inga Abel (Infineon Technologies AG, Germany), Jaafar Mejri (Infineon Technologies AG, Germany), and Vladimir Zivkovic (Siemens EDA A/S, Denmark)</i>	
Unsupervised Learning Provides Intelligence for Testing Hard to Detect Faults	11
<i>Soham Roy (Intel Corporation, USA) and Vishwani Agrawal (Auburn University, USA)</i>	
Wafer2Spike: Spiking Neural Network for Wafer Map Pattern Classification	16
<i>Abhishek Mishra (Drexel University), Suman Kumar (Drexel University), Anush Lingamoorthy (Drexel University), Anup Das (Drexel University), and Nagarajan Kandasamy (Drexel University)</i>	

Session B1: Short Papers - Pre/Post Silicon

From Hybrid to Integrated: The Evolution of DFT Integration in SoC Design at Intel	21
<i>Pankaj Pant (Intel Corporation), Vidya Neerkundar (Siemens Digital Industries Software), and Brian Pajak (Intel Corporation)</i>	
Minimizing PVT-Variability by Exploiting the Zero Temperature Coefficient (ZTC) for Robust Delay Fault Testing	26
<i>Hanieh Jafarzadeh (University of Stuttgart), Florian Klemme (University of Stuttgart), Jan Dennis Reimer (Paderborn University), Hussam Amrouch (Technical University of Munich, University of Stuttgart), Sybille Hellebrand (Paderborn University), and Hans-Joachim Wunderlich (University of Stuttgart)</i>	
Functionally-Possible Gate-Exhaustive Bridging Faults	31
<i>Irith Pomeranz (Purdue University)</i>	

Enhancing Functional Verification with Dynamic Instruction Generation by Exploiting Processor Runtime States	36
<i>Anliu Liu (Zhejiang University, China), Tianyao Lu (Zhejiang University, China), Yuhao Xi (Zhejiang University, China), Yangfan Liu (HEXIN Technologies Co., Ltd, China), and Peng Liu (Zhejiang University, China)</i>	
A Cell-aware Transistor State Stress Model and its Application for Quality Measurement	41
<i>Stephan Eggersglüß (Siemens EDA) and Andreas Glowatz (Siemens EDA)</i>	
Testing for aging in advanced SRAM: From front end of the line transistors to back end of the line interconnects	46
<i>Zhe Zhang (Karlsruhe Institute of Technology), Mahta Mayahinia (Karlsruhe Institute of Technology), Christian Weis (University of Kaiserslautern-Landau), Norbert Wehn (University of Kaiserslautern-Landau), Mehdi Tahoori (Karlsruhe Institute of Technology, IMEC), Sani Nassif (Radyalis LLC), Grigor Tshagharyan (Synopsys), Gurgen Harutyunyan (Synopsys), and Yervant Zorian (Synopsys)</i>	

Session C1: Short Papers - Industrial Practices

Handling Die-to-Die I/O Pads for 3DIC Interconnect Tests	51
<i>Sandeep Kumar Goel (TSMC, USA), Moiz Khan (TSMC, USA), Ankita Patidar (TSMC, USA), Frank Lee (TSMC, Taiwan), Vuong Nguyen (Synopsys, USA), Bharath Shankaranarayanan (Synopsys, USA), Doo Kim (Synopsys, USA), and Manish Arora (Synopsys, Canada)</i>	
Probe Card Ground Noise Canceling Circuit	56
<i>Seongkwan Lee (Samsung Electronics, South Korea), Minhoo Kang (Samsung Electronics, South Korea), Cheolmin Park (Samsung Electronics, South Korea), Jun Yeon Won (Samsung Electronics, South Korea), Jaemoo Choi (Samsung Electronics, South Korea), Chanyeol Park (Samsung Electronics, South Korea), Sunyong Park (Samsung Electronics, South Korea), and Woonphil Yang (Samsung Electronics, South Korea)</i>	
Bus-based Packetized Scan Architecture Trade-offs for Heterogeneous Multi-Die SoCs	61
<i>Hiroyuki Iwata (Renesas Electronics Corporation, Japan), Mahmoud Abdalwahab (Siemens, The Netherlands), Ron Press (Siemens, USA), and Ohki Sugiura (Siemens, Japan)</i>	
Scalable BIST for Linearity Testing of Sigma-Delta Modulators	66
<i>Krishna Pramod Madabhushi (Medtronic, USA), Trevor LaBanz (Medtronic, USA), Sudip Dandnaik (Medtronic, USA), and Eslam Hag (Medtronic, USA)</i>	
Evaluating Vulnerability of Chiplet-Based Systems to Contactless Probing Techniques	71
<i>Aleksa Deric (University of Massachusetts Amherst, USA), Kyle Mitard (Worcester Polytechnic Institute, USA), Shahin Tajik (Worcester Polytechnic Institute, USA), and Daniel Holcomb (University of Massachusetts Amherst, USA)</i>	

Wafer-View Defect-Pattern-Prominent GDBN Method Using MetaFormer Variant	76
<i>Shu-Wen Li (National Yang Ming Chiao Tung University, Taiwan), Chia-Heng Yen (National Yang Ming Chiao Tung University, Taiwan), Shuo-Wen Chang (Qualcomm Semiconductor Limited, Taiwan), Ying-Hua Chu (Qualcomm Semiconductor Limited, Taiwan), Kai-Chiang Wu (National Yang Ming Chiao Tung University, Taiwan), and Chia-Tso Chao (National Yang Ming Chiao Tung University, Taiwan)</i>	

Session D1: Short Papers - Emerging Technologies

Cross-Layer Reliability Evaluation of In-Memory Similarity Computation	81
<i>Ali Nezhadi (Karlsruhe Institute of Technology, Germany), Mahta Mayahinia (Karlsruhe Institute of Technology, Germany), and Mehdi Tahoori (Karlsruhe Institute of Technology, Germany)</i>	
Design-for-Test for Silicon Photonic Circuits	86
<i>Pratishtha Agnihotri (University of Utah, USA), Priyank Kalla (University of Utah, USA), and Steve Blair (University of Utah, USA)</i>	
Defects, Fault Modeling, and Test Development Framework for FeFETs	91
<i>Changhao Wang (Politecnico di Torino), Sicong Yuan (TU Delft), Hanzhi Xun (TU Delft), Chaobo Li (Institute of Microelectronics of the Chinese Academy of Sciences), Mottaqiallah Taouil (TU Delft), Moritz Fieback (TU Delft), Danyang Chen (Shanghai Jiao Tong University), Xiuyan Li (Shanghai Jiao Tong University), Lin Wang (Shanghai Jiao Tong University), Riccardo Cantoro (Politecnico di Torino), Chujun Yin (Institute of Microelectronics of the Chinese Academy of Sciences), and Said Hamdioui (TU Delft)</i>	
Defect Analysis for FeFETs using a Compact Model	96
<i>Dhruv Thapar (Arizona State University, USA), Arjun Chaudhuri (Arizona State University, USA), Kai Ni (University of Notre Dame, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	
Locked by Design: Enhancing White-box Logic Obfuscation with Effective Key Mutation	101
<i>Leon Li (University of California, San Diego) and Alex Orailoglu (University of California, San Diego)</i>	
FAT-RABBIT: Fault-Aware Training towards Robustness Against Bit-flip Based Attacks in Deep Neural Networks	106
<i>Hossein Pourmehrani (University of Maryland, Baltimore County, USA), Javad Bahrani (University of Maryland, Baltimore County, USA), Parsa Nooralinejad Eslamlou (University of California, Davis, USA), Hamed Pirsiavash (University of California, Davis, USA), and Naghmeh Karimi (University of Maryland, Baltimore County, USA)</i>	

Session A2: Explainable AI (AI Track)

WM-Graph: Graph-Based Approach for Wafermap Analytics	111
<i>Min Jian Yang (UCSB), Yueling Zeng (UCSB), and Li-C. Wang (UCSB)</i>	

Boost CPU Turbo Yield Utilizing Explainable Artificial Intelligence	121
<i>C.W. Lin (Mediatek, Taiwan), P.C. Tsao (Mediatek, Taiwan), Ross Lee (Mediatek, Taiwan), K. Koh (Mediatek, Taiwan), Y.J. Ting (Mediatek, Taiwan), Jennifer Hsiao (Mediatek, Taiwan), C.T. Lai (Mediatek, Taiwan), and T.H. Lee (Mediatek, Taiwan)</i>	
A Fast, Statistical, Machine-learning Approach for Automotive Semiconductor Test Reduction.....	129
<i>Mehul Shroff (NXP Semiconductors, USA), Nguyen Nguyen (NXP Semiconductors, USA), and Kiran Thota (NXP Semiconductors, USA)</i>	

Session B2: Advances in Pre-Silicon

Adaptive Diagnosis Points for 100% Chain Diagnosis Coverage	139
<i>Wu-Tung Cheng (Siemens Digital Industries Software), Manish Sharma (Siemens Digital Industries Software), Xin Yang (Siemens Digital Industries Software), Artur Stelmach (Siemens Digital Industries Software), Szczepan Urban (Siemens Digital Industries Software), Jakub Janicki (Siemens Digital Industries Software), and Preston McWithey (Siemens Digital Industries Software)</i>	
Efficient Built-In Self-Test Scheme for Inter-Die Interconnects of Chiplet-Based Chips	149
<i>Yu-Chun Huang (National Central University), Pei-Yun Lin (National Central University), Hong-Siang Fu (National Central University), Jin-Fu Li (National Central University), and Yung-Pin Lee (Industrial Technology Research Institute)</i>	
Delay Monitoring Under Different PVT Corners for Test and Functional Operation	157
<i>Hari Addepalli (Purdue University, USA), Jiezhong Wu (Purdue University, USA), Nilanjan Mukherjee (Siemens Digital Industries Software, USA), Irith Pomeranz (Purdue University, USA), and Janusz Rajski (Siemens Digital Industries Software, USA)</i>	

Session C2: Emerging Technologies

High-Bandwidth IJTAG over SSN	167
<i>Jonathan Gaudet (Siemens EDA, Canada), Jan Burchard (Siemens EDA, Germany), Matthias Kampmann (Siemens EDA, Germany), Jean-François Côté (Siemens EDA, USA), Tim Callahan (Intel, USA), Hung Ho Chai (Intel, Malaysia), Ivy Ee Hsia Lim (Intel, Malaysia), Lori Schramm (Siemens EDA, USA), Olga Przybysz (Siemens EDA, Poland), Marta Stępniewska (Siemens EDA, Poland), Sascha Ochseneck (Siemens EDA, Germany), Michał Olejarczyk (Siemens EDA, Poland), and Martin Keim (Siemens EDA, USA)</i>	
SEC-CiM: Selective Error Compensation for ReRAM-based Compute-in-Memory	177
<i>Ashish Reddy Bommana (Arizona State University, USA), Farshad Firouzi (Arizona State University, USA), Chukwufumnanya Ogbogu (Washington State University, USA), Biresh Kumar Joardar (University of Houston, USA), Janardhan Rao Doppa (Washington State University, USA), Partha Pratim Pande (Washington State University, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	

qFD: Coherent and Depolarizing Fault Diagnosis for Quantum Processors	187
<i>Yen-Wei Li (National Taiwan University, Taiwan), Cheng-Yun Hsieh (National Taiwan University, Taiwan), Meng-Chen Wu (National Taiwan University, Taiwan), and James Chien-Mo Li (National Taiwan University, Taiwan)</i>	

Session D2: TTTC PhD Competition Presentations

Toward Fault-Tolerant Applications on Reconfigurable Systems-on-Chip	197
<i>Corrado De Sio (Politecnico di Torino) and Luca Sterpone (Politecnico di Torino)</i>	
Early Soft Error Reliability Assessment of Convolutional Neural Networks Executing on Resource-constrained IoT Edge Devices	207
<i>Geancarlo Abich (UFRGS)</i>	
Electrical Stimulus Based Calibration of MEMS Accelerometer	217
<i>Ishaan Bassi (Arizona State University, USA) and Sule Ozev (Arizona State University, USA)</i>	

Session A3: ML Applications (AI Track)

Generation and Quality Evaluation of Synthetic Process Control Monitoring Data	226
<i>Matthew Nigh (The University of Texas at Dallas), John Carulli (GlobalFoundries), and Yiorgos Makris (The University of Texas at Dallas)</i>	
Safety-Guided Test Generation for Structural Faults	233
<i>Xuanyi Tan (Arizona State University), Dhruv Thapar (Arizona State University), Deepesh Sahoo (Arizona State University), Arjun Chaudhuri (Arizona State University), Sanmitra Banerjee (Arizona State University), Krishnendu Chakrabarty (Arizona State University), and Rubin Parekhji (Texas Instruments (India) Pvt. Ltd., Bangalore, India)</i>	
E-SCOUT: Efficient-Spatial Clustering Outlier detection through Telemetry	243
<i>Eduardo Ortega (Arizona State University, USA), Jonti Talukdar (Duke University, USA), Woohyun Paik (N/A), Fei Su (Intel Corporation, USA), Rita Chattopadhyay (Intel Corporation, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	

Session B3: Advances in Post-Silicon

Effectiveness of Timing-Aware Scan Tests in Targeting Marginal Failures and Silent Data Errors in a Data Center Processor	253
<i>Suriyaprakash Natarajan (Intel Corporation), Chaitali Oak (Intel Corporation), Vijay Kakollu (Intel Corporation), Nipun Chaplot (Intel Corporation), Soham Roy (Intel Corporation), Apurva Lonkar (Intel Corporation), and Gerardo Perfecto Reyes (Intel Corporation)</i>	

Small-Bridging-Fault-Aware Built-In-Self-Repair for Cycle-Based Interconnects in a Chiplet Design Using Adjusted Pulse-Vanishing Test	261
<i>Chi Lai (National Tsing Hua University, Taiwan) and Shi-Yu Huang (National Tsing Hua University, Taiwan)</i>	
A Fast and Efficient Graph-Based Methodology for Cell-Aware Model Generation	270
<i>Gianmarco Mongelli (LIRMM-university of Montpellier/CNRS, STMicroelectronics, France), Eric Faehn (STMicroelectronics, France), Dylan Robins (STMicroelectronics, France), Patrick Girard (LIRMM-university of Montpellier/CNRS, France), and Arnaud Virazel (LIRMM-university of Montpellier/CNRS, France)</i>	

Session C3: Diagnosis and Prediction

Diagnosis of intermittent faults and corresponding algorithm development beyond 5nm technologies	280
<i>Jaehoon Lee (Samsung Electronics), Hyeonuk Son (Samsung Electronics), Seohyun Kang (Samsung Electronics), Dahyun Kang (Samsung Electronics), Dongkwan Han (Samsung Electronics), Jongsin Yun (Siemens), Artur Pogiel (Siemens), Etienne Racine (Siemens), Krzysztof Jurga (Siemens), Lori Schramm (Siemens), and Martin Keim (Siemens)</i>	
Diagnosis of Defects on Global Signals	286
<i>Xinyang Zhao (Hisilicon), Baohua Wang (Hisilicon), Yin Zhang (Hisilicon), Weiming Zhang (Hisilicon), Xiaotian Ding (Hisilicon), and Yu Huang (Hisilicon)</i>	
Predictive Testing for Aging in SRAMs and Mitigation	293
<i>Yunkun Lin (University of Southern California), Mingye Li (University of Southern California), and Sandeep Gupta (University of Southern California)</i>	

Session D3: HW Security

SECT-HI: Enabling Secure Testing for Heterogeneous Integration to Prevent SiP Counterfeits.....	303
<i>Galib Ibne Haidar (University of Florida, USA), Md Sami Ul Islam Sami (University of Florida, USA), Jingbo Zhou (University of Florida, USA), Kimia Zamiri Azar (University of Florida, USA), Mark Tehranipoor (University of Florida, USA), and Farimah Farahmandi (University of Florida, USA)</i>	
Test Data Encryption with a New Stream Cipher	313
<i>Janusz Rajski (Siemens Digital Industries Software, USA), Maciej Trawka (Siemens Digital Industries Software, USA), Jerzy Tyszer (Poznań University of Technology, Poland), and Bartosz Włodarczak (Poznań University of Technology, Poland)</i>	
Towards Machine-Learning-based Oracle-Guided Analog Circuit Deobfuscation	323
<i>Dipali Jain (University of Texas at Dallas, USA), Guangwei Zhao (University of Texas at Dallas, USA), Rajesh Datta (University of Texas at Dallas, USA), and Kaveh Shamsi (University of Texas at Dallas, USA)</i>	

Session B4: Scan

Scan SerDes for Multi-die Packages	333
<i>Saurabh Upadhyay (Advanced Micro Devices, Inc., USA) and Ahmet Tokuz (Advanced Micro Devices, Inc., USA)</i>	
Digital Scan and ATPG for Analog Circuits	339
<i>Stephen Sunter (Siemens Digital Industries Software) and Krzysztof Jurga (Siemens Digital Industries Software)</i>	
Functional State Extraction Using Scan DFT	348
<i>Ilya Wagner (Intel), Pankaj Pant (Intel), and Arani Sinha (Intel)</i>	

Session C4: RAM

MBIST-based MRAM defect screening for safety-critical applications	354
<i>Sina Bakhtavari Mamaghani (Karlsruhe Institute of Technology, Germany), Jongsin Yun (Siemens Digital Industries Software, USA), Martin Keim (Siemens Digital Industries Software, USA), and Mehdi Tahoori (Karlsruhe Institute of Technology, Germany)</i>	
Testing STT-MRAMs: Do We Need Magnets in our Automated Test Equipment?	364
<i>Sicong Yuan (Delft University of Technology), Hanzhi Xun (Delft University of Technology), Woojin Kim (IMEC), Siddharth Rao (IMEC), Erik Jan Marinissen (IMEC), Sebastien Couet (IMEC), Moritz Fieback (Delft University of Technology), Mottaqiallah Taouil (Delft University of Technology), and Said Hamdioui (Delft University of Technology)</i>	
Robust Design-for-Testability Scheme for Conventional and Unique Defects in RRAMs	374
<i>Hanzhi Xun (Delft University of Technology, Netherlands), Moritz Fieback (Delft University of Technology, Netherlands), Mohammad Amin Yaldagard (Delft University of Technology, Netherlands), Sicong Yuan (Delft University of Technology, Netherlands), Erbing Hua (Delft University of Technology, Netherlands), Hassen Aziza (Aix-Marseille Université, France), Mottaqiallah Taouil (Delft University of Technology, Netherlands), and Said Hamdioui (Delft University of Technology, Netherlands)</i>	

Session A5: Industrial Case Studies

Power-Aware Test Scheduling for Memory BIST	384
<i>Albert Au (Siemens EDA, Canada), Michał Kepiński (Siemens EDA, Poland), Makary Orczyk (Poznań University of Technology, Poland), and Artur Pogiel (Siemens EDA, Poland)</i>	
Deterministic In-Fleet Scan Test for a Cloud Computing Platform	391
<i>Dan Trock (Amazon Web Services, Israel), Subramanian Mahadevan (Siemens Digital Industries Software, USA), Nilanjan Mukherjee (Siemens Digital Industries Software, USA), Lee Harrison (Siemens Digital Industries Software, USA), Janusz Rajski (Siemens Digital Industries Software, USA), and Jerzy Tyszer (Siemens Digital Industries Software, USA)</i>	

A Scalable & Cost Efficient Next-Gen Scan Architecture: Streaming Scan Test via NVIDIA MATHS	400
<i>Kunal Jain Mangilal (NVIDIA Corporation), Mahmut Yilmaz (NVIDIA Corporation), Vishal Agarwal (NVIDIA Corporation), Shantanu Sarangi (NVIDIA Corporation), and Kaushik Narayanun (NVIDIA Corporation)</i>	

Session C5: Automotive

LESER-2: Detailed Consideration in Latch Design under Process Migration for Prevention of Single-Event Double-Node Upsets	407
<i>Alan S.-M. Liu (Institute of ECE, National Yang Ming Chiao Tung University, Hsinchu, Taiwan), Lowry P.-T. Wang (Institute of ECE, National Yang Ming Chiao Tung University, Hsinchu, Taiwan), Charles H.-P. Wen (Institute of ECE, National Yang Ming Chiao Tung University, Hsinchu, Taiwan), and Herming Chiueh (Institute of ECE, National Yang Ming Chiao Tung University, Hsinchu, Taiwan)</i>	
A graph-based algorithm for NVM address decoders testing	417
<i>Pierre Scaramuzza (Infineon Technologies, Italy), Thomas Kern (Infineon Technologies, Germany), Matteo Coppetta (Infineon Technologies, Italy), Alessandro Grossi (Infineon Technologies, Italy), and Rudolf Ullmann (Infineon Technologies, Germany)</i>	
TEACH: Outlier Oriented Testing of Analog/Mixed-Signal Circuits Using One-class Hyperdimensional Clustering	426
<i>Suhasini Komaraju (School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA), Mohamed Mejri (School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA), Abhijit Chatterjee (School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA), Suriyaprakash Natarajan (Intel Corporation, USA), and Prashant Goteti (Intel Corporation, USA)</i>	

Session A6: Industrial Case Studies

AI-Enabled Board Level Vibration Testing: Unveiling the Physics of Degradation	436
<i>Varun Thukral (NXP Semiconductors & TU Delft), Chen He (NXP Semiconductors), Rebecca Chen (NXP Semiconductors), Letian Zhang (NXP Semiconductors), Romuald Roucou (NXP Semiconductors), Michiel Soestbergen (NXP Semiconductors), Jeroen Zaal (NXP Semiconductors), Rene Rongen (NXP Semiconductors), Willem van Driel (TU Delft), and G.Q. Zhang (TU Delft)</i>	

Virtual Test Development Using Pre-Silicon Verification Environment	445
<i>András Kun (Infineon Technologies, Germany), Ernst Aderholz (Infineon Technologies, Germany), Quint Atol (Infineon Technologies, Germany), Bernhard Baptist (Infineon Technologies Austria, Austria), Ryan Ignacio (Infineon Technologies Austria, Austria), Rainer Holzner (Infineon Technologies, Germany), Vinayak Kamanuri (Infineon Technologies Semiconductor India Private Limited, India), Keyue Ma (Infineon Technologies, Germany), Bruno Mariacher (Infineon Technologies Austria, Austria), Otto Karl Pfabigan (Infineon Technologies Austria, Austria), Adam Przybilla (Infineon Technologies, Germany), Darko Samardzic (Infineon Technologies Austria, Austria), Florian Schlagbauer (Infineon Technologies Austria, Austria), Mario Schleicher (Infineon Technologies, Germany), Jun Patrick Valiente (Infineon Technologies Austria, Austria), Enzo Vargas (Infineon Technologies, Germany), Vinod Kulkarni (Infineon Technologies Semiconductor India Private Limited, India), and Otmar Zikulnig (Infineon Technologies Austria, Austria)</i>	
Physical-Aware Interconnect Test for Multi-Die Systems Using 3Dblox Open Standard	451
<i>Sandeep Kumar Goel (TSMC, USA), Ankita Patidar (TSMC, USA), Moiz Khan (TSMC, USA), Frank Lee (TSMC, Taiwan), Anshuman Chandra (Siemens EDA, USA), Martin Keim (Siemens EDA, USA), Naim Lemar (Siemens EDA, USA), Jonathan Gaudet (Siemens EDA, Canada), Quoc Phan (Siemens EDA, USA), and Vidya Neerkundar (Siemens EDA, USA)</i>	
Author Index	461