

2024 39th Conference on Design of Circuits and Integrated Systems (DCIS 2024)

**Catania, Italy
13-15 November 2024**



**IEEE Catalog Number: CFP24DCI-POD
ISBN: 979-8-3503-6440-8**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24DCI-POD
ISBN (Print-On-Demand):	979-8-3503-6440-8
ISBN (Online):	979-8-3503-6439-2
ISSN:	2471-6170

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

A Serial Low-Switching FFT Architecture Specifically Tailored for Low Power Consumption	1
<i>Francisco Albertuz and Mario Garrido</i>	
Integrated Electrode-Based Systems for Stem-Cell Stimulation.....	7
<i>Antonio Algarin, Daniel Martí, Paula Daza, Gloria Huertas and Alberto Yúfera</i>	
BiDSRS: Resource Efficient Real Time Bidirectional Super Resolution System for FPGAs	13
<i>Rashed Al Amin and Roman Obermaisser</i>	
Python and SIMETRIX/SIMPLIS based automated platform for the DC-DC Converter with current mode control.....	19
<i>Danish Kaleem Ansari, Capodivacca Giovanni, Syed Usman Amin and Andrea Baschirotto</i>	
The Self-Oscillating Dickson Charge Pump	23
<i>Andrea Ballo, Alfio Dario Grasso and Gaetano Palumbo</i>	
A Hardware-Efficient 1200-point FFT Architecture that Combines the Prime Factor and Cooley-Tukey Algorithms	29
<i>Víctor Manuel Bautista and Mario Garrido</i>	
Fully-Differential Single-Stage Class-AB Adaptive Nested Current Mirror OTA	35
<i>Javier Beloso Legarra, Victor Marco Barricart, Jose M. Algueta Miguel, Carlos A. De La Cruz Blas and Antonio Lopez-Martin</i>	
Design Guidelines for -Multiplier Current Reference Circuits.....	41
<i>Sebastia Bota, Rafel Perello-Roig, Salvador Barceló, Ivan De Paul, Jaume Segura and Jaume Verd</i>	
A Small-Area Current-Mode Input Σ Modulator for Under-the-Sensors ADC Arrays.....	47
<i>Hanna Iva Busse, Taimur Rabuske, Gonçalo Rodrigues, Marcelino Santos, Diogo M. Caetano and Jorge Fernandes</i>	
Tropical Pruning Strategies for ANN optimization in IoT.....	52
<i>Murti Bär, Lluc Crespí, Joan Font-Rosselló, Alejandro Morán, Vicens Canals, Miquel Roca and Josep Lluís Rosselló</i>	
Deploying Neural Networks on RISC-V with VPUs.....	58
<i>Eugení Casadesús, Aleix Valdivieso, Michelle Vargas and Màrius Montón</i>	
Electromagnetic Fault Injection Attack Methodology against AES Hardware Implementation	64
<i>Alejandro Casado-Galán, Francisco Eugenio Potestad Ordóñez, Antonio Acosta and Erica Tena-Sánchez</i>	
An Educational Tool to Analyze the Hardware/Software Integration in RISC-V Systems..	70
<i>David Castells, David Novo and Xavier Martorell</i>	
Exploring Dual-Frequency Implementation for Semi-Passive RFID Tags	76
<i>Karim Marouan Chaffai, Roque José Berenguer Pérez, Ainhoa Rezola Garcíandía, Javier Díaz Dorronsoro, Héctor Solar Ruiz and Andoni Beriain Rodríguez</i>	

An Open-Source VLBI Digital Backend for Low-Cost FPGA-based SoCs	82
<i>Miguel Cubero, Alvaro Hernandez and Javier González</i>	
A Lightweight Analog RFID Frontend for Interfacing Sensors.....	88
<i>Javier de Mena, Borja Gutiérrez de Cabiedes, Amadeo de Gracia Herranz and Marisa Lopez-Vallejo</i>	
Evaluation and Comparison of Physical Unclonable Functions suitable for FPGA Implementation	94
<i>Riccardo Della Sala and Giuseppe Scotti</i>	
Cloud-Edge Continuum Infrastructure for Reconfigurable Multi-Accelerator Systems.....	100
<i>Iñigo Díez de Ulzurrun, Juan Encinas, Alfonso Rodríguez and Andrés Otero</i>	
A 65 nm CMOS Battery-Less RFID Tag Featuring Short Range Communication with Commodity WiFi	106
<i>Luis Esteban and Vladimir Milovanovic</i>	
A 13.92-ENOB 762ksps Bottom Sampling Capacitive SAR ADC for Medical Applications	111
<i>Umberto Ferlito, Calogero Marco Ippolito, Mirko Cassalini, Danilo Termini and Giuseppe Bruno</i>	
Acceleration of a Compute-Intensive Algorithm for Power Electronic Converter Control Using Versal AI Engines	117
<i>Fernando Flores García, Óscar López Sánchez, Luis Jacobo Álvarez Ruiz de Ojeda, Maria Dolores Valdés Peña and José Manuel Villapún Sánchez</i>	
Evaluation of the Versal Intelligent Engines for Digital Signal Processing Basic Core Units	123
<i>Fernando Flores García, María Dolores Valdés Peña, José Manuel Villapún Sánchez, Jesús Manuel Costa Pazo and Camilo Quintáns Graña</i>	
Test mode selection and data I/O by means of a new Scan-based interface.....	129
<i>Andrea Floridia and Michelangelo Grosso</i>	
A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation	135
<i>César Fuguet, Eric Guthmuller, Andrea Bocco, Jérôme Fereyre, Adrian Evans and Yves Durand</i>	
Smart Carrier for Scan Chain Emulation of ASIC Prototypes under Test	141
<i>Juan Manuel Galán Serrano, Ainhoa Cortés Vidal, Andoni Irizar Picon, Alejandro Arteaga, José Ignacio Gárate and Armando Astarloa</i>	
A Three-Stage Operational Transconductance Amplifier in TFT Flexible-Substrate Process	147
<i>Gianluca Giustolisi, Alfio Dario Grasso, Muhammad Zahid Naveed and Marco Privitera</i>	
Adaptive Single-Event Latch-up Protector for Space Applications.....	153
<i>Paula González Bautista, Mario Palmero Delgado, Clara Isabel Luján Martínez, José María Hinojo Montero, Ramón González Carvajal and Fernando Muñoz Chavero</i>	
Designing DNNs for a trade-off between robustness and processing performance in embedded devices	159
<i>Jon Gutiérrez-Zaballa, Koldo Basterretxea and Javier Echanobe</i>	

AI-based estimation of embedded software execution cycles in host-compiled simulation...	165
<i>Raúl Gómez-Varela, David Aledo, Héctor Posadas and Eugenio Villar</i>	
TMOS-based contactless temperature sensor for low-power applications.....	171
<i>Calogero Marco Ippolito, Antonella La Malfa and Giuseppe Bruno</i>	
Soft-Error Analysis of RRAM 1T1R Compute-In-Memory Core for Artificial Neural Networks.....	175
<i>Ruolan Jia, Stefan Pechmann, Fritscher Markus, Christian Wenger, Lei Zhang and Amelie Hagelauer</i>	
Digital-to-analog converters based on Time-Interleaved Sigma-Delta Modulation with Analog Multiplexing	180
<i>Marta Laguna, Esteban Marsal, Francisco Colodro and Juana M. Martínez-Heredia</i>	
3D printed compact 2-way Wilkinson power divider/combiner for RF applications	186
<i>Jose Maria Lopez Villegas and Maria Nieves Vidal Martinez</i>	
Engineering UGR-VCMTCF RRAM Model for Adjusting to TiN/Ti/HfO ₂ /W Devices ...	190
<i>Vahab Mahboubi, Álvaro Gómez Pau, Antonio Calomarde Palomino, Daniel Arumi Delgado, Rosa Rodríguez Montañés and Salvador Manich Bou</i>	
AISAD: An AI-Assisted Tool for the High-Level Design of Sigma-Delta Modulators	196
<i>Pablo Manrique Merchán, Gustavo Liñán-Cembrano and Jose M. De La Rosa</i>	
A Monolithic GaN shift register with reduced power consumption	202
<i>Michele Marrella, Alfio Dario Grasso, Manuela La Rosa and Giovanni Sicurella</i>	
Hardware implementations, SCA/FIA attacks, and countermeasures for the ASCON AEAD cipher: a review	207
<i>Miguel Martín-González, Erica Tena-Sánchez, Francisco Eugenio Potestad Ordóñez and Antonio Acosta</i>	
A MQTT-based infrastructure to support Cooperative Online Learning Activities	213
<i>Helio Mendonca, Cristian Zambelli and José Alves</i>	
Design of Switched-Capacitor AC-DC Voltage-Down Converters Driven by Highly Resistive Energy Transducers	219
<i>Naoto Miyazaki and Toru Tanzawa</i>	
A Novel Low-Power Subthreshold Voltage Reference Circuit with Enhanced PSRR	225
<i>Claudiu Nechifor, Américo Dias and Laurentiu Matei</i>	
A Verilog-A superconducting qubit model for cosimulation with control and readout systems in the Cadence Analog Environment	231
<i>Aleksei Nerushenko, Héctor Solar, Andoni Beriain, Ainhoa Rezola and Roc Berenguer</i>	
Parasitic Capacitance Cancellation and SNR Improvement for Capacitance-to-Digital Converters based on a Switched-Capacitor Feedback.....	237
<i>Michele Noviello, Andres Quintero and Susana Paton</i>	
Demonstration of a NEMS Comb Drive for the Use of High Speed, High Efficiency Analog Multiplications.....	243
<i>Owen O'Connor, Tarek Elfouly and Ali Alouani</i>	

Steady-State Design Equations of Cross-Coupled Charge Pumps and Application to 28 nm FDSOI Technology	248
<i>Kenneth Palma and Francesc Moll</i>	
Towards efficient hardware digital twins of lithium-ion batteries	254
<i>Luis Parrilla, Pablo Rodríguez-Iturriaga, Juan Antonio López-Villanueva, Salvador Rodríguez-Bolívar, Encarnacion Castillo and Antonio García</i>	
A 12.8-GS/s 32-Parallel 1 Million-Point FFT	260
<i>Pedro Paz and Mario Garrido</i>	
Functional printing for main distortion points in cured composite parts	266
<i>Ana Perez-Marquez, Mildred Puerto-Coy, Pablo Casado and Julen Mendikute</i>	
A Comparison of Frequency-to-Digital Conversion Architectures in VCO-ADCs Built with Standard Cells	272
<i>Alba Páez-Montoro, Celia López-Ongil, Mario García-Valderas and Susana Patón</i>	
Power Oriented Hardware-Software Codesign for a Planetary Exploration Multisensor Instrument	278
<i>Alberto Ramirez-Barcenas, Mario Garcia Valderas and Celia Lopez-Ongil</i>	
Increasing the Accuracy of Spectrogram-based Spectrum Sensing Trained by a Deep Learning Network Using a Resnet-18 Model	284
<i>Andrés Rojas, Gustavo Liñán-Cembrano, Gordana Jovanovic Dolecek and Jose M. de la Rosa</i>	
On the Importance of Physical Model Parameters for PUF Performance: A Case Study on BFO Memristors	288
<i>Jonas Ruchti, Sahitya V. Vegesna, Venkata Rao Rayapati, Heidemarie Schmidt and Michael Pehl</i>	
Hardware coprocessor integration with NEORV32: characterization for efficient implementation of RISC-V-based AI SoCs	294
<i>Unai Sainz-Estebanez, Unai Martinez-Corral and Koldo Basterretxea</i>	
A GaN-Based DC-DC Modular Switched Inductor Converter for Shading/Mismatch Mitigation in Bifacial Photovoltaic Systems	300
<i>Katia Samperi, Andrea Ballo, Alfio Dario Grasso and Salvatore Pennisi</i>	
A GaN switched-capacitor PWM generator for a current-mode control of switching power converters	304
<i>Riccardo Sessa, Katia Samperi, Nunzio Spina and Giuseppe Palmisano</i>	
A Hardware Architecture for Frequency-Domain Image Processing Based on Split-Radix 2-4 FFT	309
<i>Dian Tian, Ningmei Yu, Jiahao Tang, Álvaro Hernández and Jesús Ureña</i>	
FPGA Implementation of a Low-Complexity H.264 Output Coding Stage for Space Missions	315
<i>Samuel Torres-Fau, Felipe Machado, Yubal Barrios, Antonio José Sánchez-Clemente and Roberto Sarmiento</i>	

A novel experiment approach to ohmic contact formation on p-doped SIC	321
<i>Roberto Vabres, Gabriele Bellocchi, Isodiana Crupi, Simone Rascunà, Paola Mancuso, Paolo Badalà, Valeria Puglisi, Marilena Vivona and Fabrizio Roccaforte</i>	
Compact System for Stimulation and Recording of Field Potentials from Cardiac Tissue Preparations	325
<i>Antonio Velarte, Antonio Castel, Aranzazu Otin and Esther Pueyo</i>	
Single Event Upset Tolerant TRNG Design and Its Tests Under Radiation.....	330
<i>Özgür Ozan Yilmaz, Melahat Bilge Demirköz and Müştak Erhan Yalçın</i>	
Design and Implementation of the Alpha Mission Satellite Payload for Space Radiation Measurement	336
<i>Joaquín Álvarez-Molins, Enrique Martínez-Calvo, Gloria Santiago-Viejo, Francisco Rogelio Palomo-Pinto, Jose Maria Hinojo Montero and Fernando Muñoz-Chavero</i>	