

2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2024)

**Taipei, Taiwan
7-9 November 2024**

Pages 1-357



**IEEE Catalog Number: CFP24APC-POD
ISBN: 979-8-3503-7878-8**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***** *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24APC-POD
ISBN (Print-On-Demand):	979-8-3503-7878-8
ISBN (Online):	979-8-3503-7877-1
ISSN:	2837-4576

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

The Intermittent Fault Diagnosis of Analog Circuits Based on EMD-CrossFormer	1
<i>Chenyi Zhu, Quan Yin, Jigui Miao, Jindian Chen</i>	
VESTA: A Versatile SNN-Based Transformer Accelerator with Unified PEs for Multiple Computational Layers	6
<i>Ching-Yao Chen, Meng-Chieh Chen, Tian-Sheuan Chang</i>	
A Lightweight Memory Protection Scheme with Criticality-Aware Encryption and Embedded MAC for Secure DNN Accelerators	11
<i>Yu-Chuan Lin, Kuen-Jong Lee</i>	
3D Digital Compute-In-Memory Benchmark with A5 CFET Technology.....	16
<i>Minji Shon, Junmo Lee, Shimeng Yu</i>	
Low-Power Consumption Inference of ECG Signals Using Differential Logic Networks	20
<i>Chenxi Feng, Xingbo Wang, Terry Tao Ye</i>	
A 772 μ J/Frame ImageNet Feature Extractor Accelerator on HD Images at 30FPS	25
<i>Ivan Miro-Panades, Vincent Lorrain, Lilian Billod, Inna Kucher, Vincent Templier, Sylvain Choisnet, Nermine Ali, Baptiste Rossigneur, Olivier Bichler, Alexandre Valentian</i>	
DIET-PIM: Dynamic Importance-Based Early Termination for Energy-Efficient Processing-In-Memory Accelerator.....	30
<i>Cheng-Yang Chang, Chi-Tse Huang, An-Yeu Andy Wu</i>	
Detecting Speech Deepfakes Through Improved Speech Features and Cost Functions.....	35
<i>Oscal Tzyh-Chiang Chen, Yun-Chia Hsu, Tun-Sheng Yang</i>	
A Low-Complexity Reconfigurable FFT Processor for Four Data Overlapping Modes	40
<i>Lan-Da Van, Yi-Ho Wang, Shen-Jui Huang, Sau-Gee Chen</i>	
LD-MDCT Quantization Algorithm Optimization and FPGA Realization Using DUTSQ and SFDP Techniques.....	45
<i>Fanyang Li, Zhanpeng Yuan, Faxiang Wang</i>	
Proposal and Validation of Annealing-Processor-Calculation Method Using Error-Diffusion Rounded Interaction Matrix.....	50
<i>Dong Cui, Takayuki Kawahara</i>	
Efficient Implementation of Parallel Annealing Method with Heisenberg Model	55
<i>Kazuma Kanai, Takayuki Kawahara</i>	
Global Routing Optimization Analysis Based on Deep Reinforcement Learning.....	60
<i>Ying-Tzu Chen, Wei-Kai Cheng</i>	
Enumeration of Generalized Parallel Counters for Multi-Input Adder Synthesis for FPGAs	64
<i>Mugi Noda, Nagisa Ishiura</i>	
In-Situ Critical-Path Replica for Variation-Aware Low-Power Designs with Timing Margin Detection	69
<i>Jinn-Shyan Wang, Yong-Chin Miu, Chia-Hua Wu</i>	

An On-Chip High-Resolution Delay Measurement Scheme for TSVs in 3DIC.....	74
<i>Dong-Yi Chen, Cheng-Hong Lee, Kuen-Jong Lee, Nan-Hsin Tseng, Hsin-Wei Hung, Hao-Yu Yang</i>	
A Transient-Enhanced Dual-Loop Low-Dropout Linear Regulator in 65-Nm SOI CMOS with <1- μ s Settling Time for 5G Applications	79
<i>Rui Wang, Jin Li, Bo Chen, Tao Yuan</i>	
A Low-Noise Fully-Differential Bandgap Reference for Low-Power High-Precision ADCs	83
<i>Techapon Songthawornpong, Amorn Jiraseree-Amornkun, Thaweesak Thantipwan, Woradorn Wattanapanitch</i>	
A Low-Power Fully-Differential Chopper-Stabilized LNIA in 22nm FD-SOI for MEMS-Based Thermopile Sensors	91
<i>Vincent Angelo Bogg's G. Roxas, Ralph Maru M. Grande, Maria Sophia C. Ralota, Rafael M. Pangilinan, Arcel G. Leynes, Maria Theresa G. De Leon</i>	
Machine Learning Based Adaptation for CTLE of Serial Links	95
<i>Sujal Reddy Kariveda, Suraj Kumar Prusty, Nijwm Wary</i>	
Low Noise Low Power Readout Circuit for Capacitance Based MEMS Accelerometers.....	100
<i>N Rakesh, R S Ashwin Kumar</i>	
A Wireless Data and Power Transfer-Enabled MCU for Shape-Configurable Chiplet-Based Computers	105
<i>Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai</i>	
D2D-GPT: Leveraging Incremental Learning GPT for Seamless Design Rule Conversion Across EDA Tools	110
<i>Chao Wang, Yunxiang Zhang, Wangzilu Lu, Jiajie Huang, Qing Zhang, Minghui Yin, Yuhang Zhang, Zhiqiang Li, Yongfu Li</i>	
A Low-Hardware-Overhead, High-Energy-Efficiency, and End-To-End CNN-Based Feature Extraction Accelerator for Mobile Visual SLAM	115
<i>Zehua Yin, Bingqiang Liu, Jipeng Wang, Zixuan Shen, Guangyao Li, Chao Wang</i>	
SSPE: A Device-Edge SNN Inference Artificial Intelligence Processor in Supporting Smart Computing.....	120
<i>Zhou Wang, Haochen Du, Jiuren Zhou, Yanqing Xu, Xiaonan Tang, Tianchun Ye, Shaojun Wei, Shushan Qiao, Shouyi Yin</i>	
A Precision-Scalable Energy-Efficient DNN Accelerator for Robotic Grasping.....	125
<i>Zixiong Feng, Zhongfeng Wang, Wendong Mao</i>	
A Streaming Transformer Accelerator with Efficient On-Chip Normalization	130
<i>Ning Zhao, Jiayuan Chen, Jingjing Lv, Chenjia Xie, Yuan Du, Li Du</i>	
Process and Design Considerations for Spin Orbit Torque MRAM	135
<i>Zhaohao Wang, Chao Wang, Min Wang, Chenyi Wang, Kaihua Cao, Chenlin Xu, Cong Zhang, Yunpeng Li, Hong-Xi Liu</i>	
A 10-Bit Two-Stage Pipeline SAR ADC in 55nm CMOS for Compute-In-Memory Applications.....	140
<i>Xiapeng Xu, Yongteng Ma, Xuliang Yu, Fanzi Meng, Wei-Han Yu, Liang Zhao</i>	
An Automated Design Platform for ReRAM-Based DNN Accelerators with Hardware-Software Co-Exploration	144
<i>Yung-Cheng Lai, Chin-Fu Nien</i>	

Interactive Analog IC Layout Tool with Real-Time Parasitic-Aware Automatic Routing Assistance.....	149
<i>Yu-Tzu Chen, Chin-Fu Nien, Chin Hsia, Chung-Yi Li</i>	
Optimizing N-Degree Union Problems in Graph Data Processing for Enhancing the Efficiency of Dynamic Graphs.....	154
<i>Yi-Hua Chen, Pin-Jung Chen, Yu-Pei Liang, Yuan-Hao Chang, Wei-Kuan Shih</i>	
Implementing Content-Defined Chunking for Deduplication in Host-Managed SSDs.....	159
<i>Che-Min Chen, Yi-Chao Shih, Xin Liu, Wei-Kuan Shih, Tseng-Yi Chen</i>	
Enabling a Deleted-Key-Value-Aware Garbage Collection Strategy for LSM-Tree on OCSSD	164
<i>Zih-Cing Pan, Yi-Chao Shih, Xin Liu, Yu-Pei Liang, Yuan-Hao Chang, Wei-Kuan Shih</i>	
A Resource-Efficient Weight Quantization and Mapping Method for Crossbar Arrays in ReRAM- Based Computing-In-Memory Systems	169
<i>Mingyuan Ma, Wei Jiang, Juntao Liu, Li Du, Zhongyuan Ma, Yuan Du</i>	
Design Exploration of In-Situ Error Correction for Multi-Bit Computation-In-Memory Circuits.....	174
<i>Ting-An Lin, Po-Tsang Huang</i>	
TPE: Trajectory Path Encoding for Anonymous Routing Algorithm in NoC-Based Systems	179
<i>Kun-Chih Jimmy Chen, Ting-En Kao, Li-Heng Ke</i>	
A 250.3μW Versatile Sound Feature Extractor Using 1024-Point FFT 64-Ch LogMel Filter in 40nm CMOS.....	183
<i>Akiho Kawada, Kenji Kobayashi, Jaewon Shin, Rei Sumikawa, Mototsugu Hamada, Atsutake Kosuge</i>	
A 500MHz, 0.5% THD with 400mVpp Linear Transimpedance Amplifier (TIA) for Analog Optical and In-Memory Computing Applications.....	188
<i>Kuanyu Gu, Zhan Ning, Likai Li, Jingjing Lv, Zhong Zhang, Li Du, Yuan Du</i>	
Towards Safe and Efficient Analog Circuit Design: Active Learning for Feasibility Region Exploration	193
<i>Sezin Kircali Ata, Zhi Hui Kong, Anusha James, Lile Cai, Kiat Seng Yeo, Khin Mi Mi Aung, Chuan Sheng Foo, Ashish James</i>	
CAN Intrusion Detection System Based on Data Augmentation and Improved Bi-LSTM.....	198
<i>Haihang Zhao, Anyu Cheng, Yi Wang, Shanshan Wang, Hongrong Wang</i>	
Pragmatic EDA Flow Runtime Prediction with Machine Learning and Automatic Outlier Removal.....	203
<i>I-Lun Tseng</i>	
Radiation-Hardened Configuration Registers with SPI Interface Protocol in a 65nm CMOS Technology	212
<i>Tai-Lai Liu, Chansyun Yang, Yu-Ju Chuang, Herming Chiueh</i>	
A Radiation-Hardened Serial Peripheral Interface with an ECC-Protected SRAM in a 65nm CMOS Technology	217
<i>Ming-Hao Chang, Chansyun Yang, Yu-Ju Chuang, Herming Chiueh</i>	
Accurate Estimation of Buffered Interconnect Delay Based on Virtual Buffering and Multi-Level Cluster Tree Techniques	221
<i>Chen-Ho Chen, Chien-Nan Jimmy Liu, Wei-Ting Tu, Tung-Chieh Chen, Iris Hui-Ru Jiang</i>	

A Lightweight Post-Processing Method for Voltage-Controlled MTJ Based True Random Number Generator.....	226
<i>Zirui Wang, Renhe Chen, Yu Gu, Albert Lee, Di Wu, Xufeng Kou</i>	
Flattening Power Waveforms by Hamming Distance Converter for Side-Channel Attacks.....	231
<i>Ryoma Katsube, Taiki Nagatomo, Tomoaki Ukezono</i>	
Standard Cells with Inverted Inputs in 7nm Technology	236
<i>Tung-Chun Wu, Rung-Bin Lin</i>	
Sub-Threshold Delay-Locked Loop with Piecewise Linearization and Time-Mode Proportional-Integral Locking	241
<i>Wenhai Wu, Fei Yuan, Yushi Zhou</i>	
An Error Amplifier with Enhanced Slew Rate and Clamp Function Supporting Multi-Mode Control of Four-Switch-Buck-Boost Converter.....	246
<i>Haonan Fan, Jiahao Liu, Wangchen Fan, Weifeng Sun, Zhongyuan Fang</i>	
Analysis of Complex Behaviors on Memristor—Based Bonhoeffer Van Der Pol Oscillator.....	251
<i>Yukinojo Kotani, Yoko Uwate, Yoshifumi Nishio</i>	
A Novel Voltage-Controlled Oscillator Linearized by a Resistorless Dynamic-Degeneration Technique	256
<i>Jinhen Lee, Victor Adrian, Bah-Hwee Gwee, Joseph Sylvester Chang</i>	
A Stochastic RMS Jitter Monitoring Circuit for Clock Generators Using Central Limit Theorem.....	261
<i>Hyeonmin Park, Ahryung Kim, Jeyeon Lee, Seonghwan Cho</i>	
A 23.9 ppm/ $^{\circ}\text{C}$ Bandgap Reference Circuit with Wide Temperature Range Using Subthreshold PVT Detector	265
<i>Tzung-Je Lee, Ruei-Chi Lai, Aleksandr Vasjanov, Vaidotas Barzdinas</i>	
A CMOS Transimpedance Amplifier Accommodating Wide C_{PD} and Input Bias Range for Chaos Lidar	269
<i>Hao-Wei Wu, Chung-Yuan Wang, Huan-Jhong Chen, Yi-Cheng Lin, Ping-Hsuan Hsieh, Fan-Yi Lin, Yuan-Hao Huang, Po-Chiun Huang</i>	
A High-Power Single-Pole-Double-Throw Switch with High Isolation for Millimeter-Wave Satellite Applications.....	273
<i>Hao-Yu Luo, Yi-Fan Tsao</i>	
VCO with 8-Shaped Transformer Coupled Transmission-Line.....	277
<i>Sheng-Lyang Jang, Shih-Hsuan Chen, Jiun-Yu Sung, Wen-Cheng Lai, Mao-Hsiu Hsu, Miin-Horng Juang</i>	
Low Power Low Noise and High Sensitivity FSK/OOK Wake-Up Receiver	281
<i>Ming-Hsuan Kuo, Yi-Hsuan Hsia, Kuang-Wei Cheng</i>	
A Highly-Efficient Power Amplifier for V-Band Inter-Satellite Link Applications	286
<i>Hao-Yu Luo, Yi-Fan Tsao</i>	
A 18.8 GHz Noise Circulating VCO with Implicit Noise Filter for Quantum Computing.....	290
<i>Yan-Ming Chang, Hsiao-Chin Chen, Chun-Hsuan Fan</i>	
An 80-GHz Phase-Locked Loop for MillimeterWave Application in 40-Nm CMOS.....	293
<i>Pei-Hsuan Wang, Yi-Cheng Liu, Yu-Yuan Huang, Wei-Show Hsu, Yu-Li Hsueh, Yuan-Hung Chung, Tsung-Hsien Lin</i>	

The Flight Motion Measurement of Yamawaki on Horizontal Bar	297
<i>Shiela Cabahug, Chia-Cheng Hsieh, Yi-Wei Wang, Ti-Wei Hsu, Yuan-Hsiang Lin</i>	
Optimizing Computational Efficiency: A Novel Approach Through XOR-Logic Operation in In-Memory Computing	301
<i>Zheng-Lin Chen, Chao-Ting Huang, Bo-Ruei Huang, Yu-Feng Lin, Ting-Yu Lin, Kun-Lin Tsai, Chi-Chia Sun</i>	
FPGA-Based Batik Classification Using Quantization Aware Training of MobileNet and Data-Flow Implementation.....	306
<i>Novendra Setyawan, Chi-Chia Sun, Wen-Kai Kuo, Mao-Hsiu Hsu</i>	
RUBY - A Versatile and Customizable Social Robot	311
<i>Andreas Kitzig, Edwin Naroska, Shanq-Jang Ruan, Marcus Weberskirch, Sinan Yavuz</i>	
Integrated All-GaN Driver for Non-Isolated Resonant Converters	316
<i>Jianchan Yang, Chin Hsia, Deng-Fong Lu</i>	
The Light-Weighted Road Fault Identification for Embedded Hardware Platform Using YOLO	320
<i>Junita Sari, Ting Yue, Liang Chang</i>	
Insect Classification Using Spatial Pyramid Pooling and Convolution Neural Network	325
<i>Chang-Yu Wu, Song-Min Ke, Hoh-Siang Liao, Chen-Hua Chen, Ying-Hsiu Hung, Shin-Chi Lai</i>	
A BJT-Based Temperature Sensor Achieving an Inaccuracy of $\pm 0.3^\circ\text{C}$ (3σ) and a $6.605 \text{ pJ}\cdot\text{K}^2$ Resolution FoM in 28-Nm CMOS	330
<i>Chenyang Han, Yujun Shu, Tianwei Li, Jiangfeng Wu, Yongzhen Chen</i>	
A Switched-Capacitor Cross-Correlation-Based Time-Of-Flight Design for Pulsed Chaos Lidar Systems.....	335
<i>Yung-Han Tseng, Yi-Cheng Lin, Sheng-Che Lin, Ping-Hsuan Hsieh, Cheng-Ting Lee, Chih-Hao Chang, Fan-Yi Lin</i>	
Design of Hermite Polynomial Graph Filter and Its Application to Sensor Network Data Denoising	339
<i>Chien-Cheng Tseng, Su-Ling Lee</i>	
Miniaturized Laser Diode Driver and Microwave Source for Transportable Quantum Sensors	344
<i>Zheyi Li, Sinnyoung Kim, Reza Tavakoli Dinani, Yijing Zhang, Ilker Eryilmaz, Laurent Berti, Milos Nesladek</i>	
Automated Optimization for FPGA-Based Sonar Object Recognition Systems	349
<i>Pin-Hao Tung, Geng-Shi Jeng, Bo-Cheng Lai, Yu-Xiang Hung</i>	
An Eight-Channel Analog Front-End Circuitry for the Application of Neural Signal Sensing.....	354
<i>Zu-Jia Lo, Yi-Wei Peng, Ming-Hsuan Tsai, Sheng-Yu Peng</i>	
Optimizing GPU Data Center Power.....	358
<i>Tawfik Rahal-Arabi, Paul Van Der Arend, Ashish Jain, Mehdi Saidi, Rashad Oreifej, Sriram Sundaram, Srilatha Manne, Indrani Paul, Rajit Seahra, Frank Helms, Esha Choukse, Nithish Mahalingam, Brijesh Warrier, Ricardo Bianchini</i>	
Biobjective Optimization Problems in a Simplified Model of Boost Converter with Photovoltaic Input	363
<i>Ryunosuke Numata, Toshimichi Saito</i>	

Experimental Evaluation of an Integrated Traction Inverter Used on an Electric Vehicle Platform	368
<i>Chih-Chiang Wu, Pan-Hsiang Hsieh, Shin-Hung Chang</i>	
Model-Based Design Methodology for Non-Inverting Buck-Boost Converter with Enhanced Duty Overlap Control and DVS	372
<i>Shang-Chih Yin, Po-Ju Chen, Shang-Chien Yang, Chien-Hung Tsai</i>	
A Comparative Analysis of SiC MOSFET Performance in a Traction Inverter	377
<i>Chih-Chiang Wu, Uma Sankar Rout, Yu-Long Wang, Yi-Ling Lin, Jwu-Sheng Hu</i>	
Multiple-Loop Analysis and Design for Fast-Transient Capacitor-Less LDO with Dual-Path Compensation and Zero-Pole Placement in 65-Nm CMOS	382
<i>Peijuan Ju, Qisong Wu, Dixian Zhao</i>	
An Incremental Zoom ADC with Quantization Level Shifting Technique for Over-Ranging Reduction	387
<i>Huayue Song, Lei Qian, Guangzu He, Yongfu Li, Yan Liu</i>	
A Micro-Phase Difference Measurement Circuit Using 4-Bit Input Stage.....	392
<i>Yuki Sasaki, Takuro Noguchi, Yohei Ishikawa, Sumio Fukai, Akio Shimizu</i>	
A 91.7-DB SNDR Discrete-Time Zoom ADC with a 20-KHz BW in 180-Nm CMOS	397
<i>Zi-Chi Lin, Chun-Yang Chiu, Yung-Hui Chung</i>	
A 4 Bit Segmented Current-Steering Harmonic-Cancelling Digital-To-Analog Converter for High Frequency Sine-Wave Synthesis.....	401
<i>Maximilian Scherzer, Mario Auer</i>	
A Second-Order Noise Shaping SAR ADC with Fully Passive Integrators and Pole Optimization.....	406
<i>Chia-Wei Liu, Yi-Ting Hsieh, Shuenn-Yuh Lee, Ju-Yi Chen</i>	
Method for Measuring Silicon Quantum Dots with TMR Sensor.....	410
<i>Seiji Komatsu, Takayuki Kawahara</i>	
An ANN-Physical Hybrid GaN HEMT Model for 5G Power Amplifiers	414
<i>Zhongzhiqiang Lu, Hanchao Li, Yihao Zhuang, Hanlin Xie, Geok Ing Ng, Yuanjin Zheng</i>	
2-16 GHz Phase Shifter with Continuous 435° Phase-Control in 130 nm CMOS	419
<i>Zijie Hu, Yongfu Li, Koen Moushaan</i>	
A Flexible Multi-Standard I/O Interface for Chip-To-Chip Links in 65 nm CMOS	424
<i>Joscha Ilmberger, Niels Fiedler, Andreas Grübl, Johannes Schemmel</i>	
A Mm-Wave 5G Broadband Power Amplifier with Subthreshold Adaptive Biasing Network in 22 nm FD-SOI CMOS.....	428
<i>Liang-Wei Ouyang, Clint Sweeney, Jill Mayeda, Donald Y. C. Lie, Jerry Lopez</i>	
A 62nW, 920MHz Wake-Up Receiver with Automatic Offset Calibration Technique.....	432
<i>Yao-Wei Huang, Yu-Te Liao</i>	
Digital Baseband Architecture and Simulated Low-IF FSK Receiver Performance	437
<i>Brandon P. Hippe, David C. Burnett</i>	
Toward Structurally Safe Design-For-Trust Techniques	442
<i>Armin Darjani, Nima Kavand, Akash Kumar</i>	

PUF-Based Lightweight Authentication for Binarized Neural Networks.....	447
<i>Gokulnath Rajendran, Suman Deb, Anupam Chattopadhyay</i>	
FHEDGE: Encrypted Inference on Lightweight Edge Devices.....	452
<i>Soumik Sinha, Sayandeep Saha, Ayantika Chatterjee, Debdeep Mukhopadhyay</i>	
Innovations in Hardware Security: Leveraging FeFET Technology for Future Opportunities.....	457
<i>Anirban Kar, Yogesh Singh Chauhan, Hussam Amrouch</i>	
Robust and Energy-Efficient Hardware Architectures for DIZY Stream Cipher.....	461
<i>Martin Schmid, Tolga Arul, Elif Bilge Kavun, Francesco Regazzoni, Orhun Kara</i>	
Safeguarding the Silicon: Strategies for Integrated Circuit Layout Protection.....	466
<i>Jitendra Bhandari, Jayanth Gopinath, Mohammed Ashraf, Johann Knechtel, Ozgur Sinanoglu, Ramesh Karri</i>	
Computation Complexity Reduction Based on Quick Leaky-Integrate-And-Fire Mechanism for SNNs	471
<i>Xinyu Kang, Silong Li, Xingbo Wang, Zhiyuan Xu, Yuru Li, Terry Tao Ye</i>	
Enhancing Finite State Machine Design Automation with Large Language Models and Prompt Engineering Techniques	475
<i>Qun-Kai Lin, Cheng Hsu, Tian-Sheuan Chang</i>	
Predicting Beam Switching Directions in Ultra Wideband Spiral Antennas Using Machine Learning Algorithms.....	479
<i>Oratai Nikornpon, Pichaya Chaipanya</i>	
Wide-Band Circular Slot Antenna Beam Switching Directions Using Machine Learning Algorithms.....	484
<i>Worakan Noimi, Pichaya Chaipanya</i>	
Analog Neuron as Generalised Similarity Metric.....	489
<i>Akhila Remanan, Vineeta Nair, Sruthi Pallathuvalappil, Alex James</i>	
Japanese Vowel-Mora Visualization for Dysarthria Rehabilitation with Variational Autoencoder.....	494
<i>Ryuhei Michizoe, Hiroko Kinoshita, Hiroki Nishikawa, Ittetsu Taniguchi, Kazuhide Matsunaga, Narikazu Uzawa, Takao Onoye</i>	
A Multi-Channel Decoupling Method for Feedforward Active Noise Control Using Neural Networks	499
<i>Qinxuan Xiang, Guangzheng Yu, Yijing Chu, Ming Wu, Yuezhe Zhao</i>	
Design of Extended RISC-V for Q-Learning Hardware Accelerator Using HW/SW Co-Design	504
<i>Infall Syafalni, Muhammad Sulthan Mazaya, Muhammad Raihan Elfazri, Eko Mursito Budi, Nana Sutisna, Rahmat Mulyawan, Trio Adiono, Makoto Ikeda</i>	
A Dynamic Approximation Processor Based on Out-Of-Order RISC-V in 28-Nm CMOS	509
<i>Tomohiro Yoshita, Junichiro Kadomoto, Hidetsugu Irie</i>	
LEAM: A Low-Area and Efficient Accelerator of Matrix-Vector Multiplication for Homomorphic Encryption	514
<i>Zhao Cui, Jing Tian</i>	
The VLSI Architecture Design of a Configurable and High-Throughput Singular Value Decomposition Processor	519
<i>Tien-Min Chang, Chung-An Shen</i>	

TG-In-DRAM: A Transmission Gate Based Full Adder Using Multi-Row Activation for Enhanced Throughput in CIM Architectures	524
<i>Sambhav Sharma, Garima Choudhary, Neha Gupta, Sunil Rathore, Anand Bulusu, Sudeb Dasgupta</i>	
Physical Design of RISC-V Based System-On-Chip Using OpenLane	529
<i>Muhammad Fauzan, Raihan Fadhil Yanuarsyah, Muhammad Hanif Hibatullah, Radithya Arisaputra, Infall Syafalni, Nana Sutisna, Trio Adiono, Makoto Ikeda</i>	
TRNG Based on Multiple Entropy Sources Using CTDSM	534
<i>Apurv Pandey, Naveen Kadayinti</i>	
Design of Novel Systolic Array Based NTT for CRYSTALS-Kyber Scheme	539
<i>Keerthija Puli, Vikramkumar Pudi</i>	
Reference-Free Dual-Mode Cell-To-Cell Sensing for Area-Efficient Resistive Memory	544
<i>Byung-Kwon An, Tony Tae-Hyoung Kim</i>	
A 0.9 V Adaptive Sampling Rate Differential Level Crossing-SAR ADC for Biomedical Signal Acquisition System.....	549
<i>Jui-Ting Lin, Yi-Hsin Liao, Meysam Akbari, Kea-Tiong Tang</i>	
A Hybrid Voltage-Time Dual-Slope Capacitance-To-Digital Converter with Noise Shaping for Extracellular Vesicle Sensing Systems	554
<i>Bo-Xun Hong, Tsung-Heng Tsai</i>	
Charge-Pump-Circuit Implementation for Increasing Sink Current in Low-Voltage CMOS Retinal-Prostheses Chips	558
<i>Wisaroot Sriitsaranusorn, Yuki Nakanishi, Takaya Hattori, Kuang-Chih Tso, Kenzo Shodo, Hironari Takehara, Yoshinori Sunaga, Makito Haruta, Hiroyuki Tashiro, Yasuo Terasawa, Jun Ohta, Kiyotaka Sasagawa</i>	
A High-Voltage Tolerant and Current-Accurate Neural Stimulator Based on a Low-Voltage CMOS Process.....	562
<i>Zeyu Lu, Weijian Chen, Xu Liu</i>	
A 32-Bit Two-Step Incremental-ADC with 125.6 dB Dynamic-Range for Non-Invasive BCI Applications.....	566
<i>Zhenghang Gao, Shiwei Wang, Mingyi Chen</i>	
An Energy-Efficient and High-Accuracy Spiking Neural Network Utilizing Asynchronous CORDIC for On-FPGA STDP Learning	571
<i>Shirui Sheng, Kwen-Siong Chong, Jun-Sheng Ng, Zhiping Lin, Joseph S. Chang, Bah-Hwee Gwee</i>	
A Readily Driven Zoom ADC with Least-Significant Bit First Quantization for Brain-Computer Interface.....	576
<i>Yifan Chen, Guangzu He, Lei Qian, Yongfu Li, Yan Liu</i>	
A Portable Electrical Stimulation System with User Interface for Multiple tVNS Treatment.....	581
<i>Zhan-Xian Liao, Yu Kai Kang, Shuenn-Yuh Lee, Chou-Ching Lin</i>	
Low-Power and Small-Area Transimpedance Amplifier with Active Inductor in 65 nm CMOS	585
<i>Takato Masuda, Yasuhiro Takahashi</i>	
A 12 dBm, 0.1–12 GHz Compact Power Mixer Based Ultra-Wideband Transmitter	590
<i>Priyadarshini Prabaharan, Sankaran Aniruddhan</i>	

A Design of PUF Circuit Using Adiabatic Logic	595
<i>Shoya Nagata, Yasuhiro Takahashi</i>	
Design of Low-Power 6T Adiabatic PUF Circuit.....	599
<i>Jiaming Liu, Yasuhiro Takahashi</i>	
A 1.3 nW, 0.014 %/V and Dual-Output CMOS Voltage Reference with Self-Biased Current Source	604
<i>Yanshen Luo, Jingci Yang, Yongfu Li, Yanhan Zeng</i>	
A 348-NW, 10.5-Bit Analog Front End with Amplifier Resistor Series Loop for Acoustic Application.....	609
<i>Zihong He, Huiwen Shi, Yongfu Li, Yanhan Zeng</i>	
ARIELLE: AR-Based Independent and Experiential Language Learner on the Edge	614
<i>Juncheng Man, Lin Shang Hong, Ellia Tio Shu Yi, Rajesh C. Panicker</i>	
A Novel Prediction Technique for Intermittent UWB Positioning System Using Hybrid LSTM-Trilateration.....	618
<i>Gotawa Aryo Prakoso, Infall Syafalni, Nana Sutisna, Rahmat Mulyawan, Nur Ahmadi, Trio Adiono, Fakhrul Zaman Rokhani</i>	
Real-Time Estimation of Respiratory Rate Using Contactless FMCW Radar with Adaptive Filtering for Various Breathing Patterns.....	626
<i>Adeline Kartika Tiku Putri, Muhammad Heronan Hyanda, Nur Ahmadi, Trio Adiono</i>	
Cognitive Frailty Classification Models for Older Adults in a Point-Of-Care System.....	631
<i>Lei Cao, Yang Wei Lim, Maw Pin Tan, Fakhrul Zaman Rokhani</i>	
GPU-Based Ising Machine for Solving Combinatorial Optimization Problems with Enhanced Parallel Tempering Techniques.....	636
<i>Kuei-Po Huang, Chin-Fu Nien, Yun-Ting Zhang, Cheng-Kuang Lee, Yu-Cheng Wang</i>	
OCR is All You Need: Importing Multi-Modality into Image-Based Defect Classification System.....	641
<i>Chih-Chung Hsu, Chia-Ming Lee, Po-Tsun Yu, Chun-Hung Sun, Kuang-Ming Wu</i>	
Low-Complexity RDFT-Based Impedance Calculation for Enhanced EIS Analysis	646
<i>Wen-Ho Juang, Li-Chuan Hsu, Hau-Ping Chen, En-Chi Yang, Ming-Hwa Sheu</i>	
Op-Amp Sizing with Large Number of Design Variables Using TuRBO	649
<i>Tsuyoshi Masubuchi, Nobukazu Takai</i>	
Scaling NVMs in Event-Driven Architectures for Edge Inference.....	654
<i>Junren Chen, Kanishkan Vadivel, Dawit Abdi, Priya Venugopal, Refik Bilgic, Giacomo Indiveri, Fernando Garcia Redondo, Dwaipayan Biswas</i>	
COLEA: A Low-Light Enhancement Accelerator with Memory-Usage Reducing Strategy.....	659
<i>Junhao Zhang, Liang Chang</i>	
A 28nm 64.5TOPS/W Sparse Transformer Accelerator with Partial Product-Based Speculation and Sparsity-Adaptive Computation	664
<i>Ming-Guang Lin, Jing-Ping Wang, Yuan-June Luo, An-Yeu Andy Wu</i>	
Memory-Oriented Structural Pruning for Anomalous Sound Detection System on Microcontrollers	669
<i>Chieh-Wen Yang, Yi-Cheng Lo, Tsung-Lin Tsai, An-Yeu Andy Wu</i>	
Quantized Optical Neural Network Based on Microring Resonators with On-Chip Modulation	674
<i>Yun Hu, Huifan Zhang, Pingqiang Zhou</i>	

An Efficient On-Chip Storage Solution for CNN Accelerator Based on Self-Tuning and Co-Scheduling.....	679
<i>Chengrui Li, Ning Zhao, Xiaopeng Zhang, Wei Gao, Chenjia Xie, Yuan Du, Li Du</i>	
A Novel Standard Cell Layout Methodology for Low Power IOT Applications.....	683
<i>Anuj Bhardwaj, Anand Mishra, Rohit Kumar Gupta</i>	
Design and Implementation of Doppler Centroid Estimation with Quality Index for Real-Time SAR Imaging.....	687
<i>Po-Ta Chen, Pei-Yun Tsai, Sz-Yuan Lee</i>	
Engineering ASAP7 PDK with Buried Power Rail and Backside Metal Technologies	692
<i>Wen-Cheng Yang, Ting-An Jian, Yu-Cheng Lin, Rung-Bin Lin</i>	
Random Clock Gating for Side-Channel Protection.....	697
<i>Yui Koyanagi, Tomoaki Ukezono</i>	
GRS: A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications.....	702
<i>Zhou Wang, Haochen Du, Jiuren Zhou, Yang Zhou, Xiaonan Tang, Tianchun Ye, Shaojun Wei, Shushan Qiao, Shouyi Yin</i>	
An Improved Method for a Set-Pair Routing Problem by SAT	707
<i>Koki Nagakura, Kunihiro Fujiyoshi</i>	
A 14.6-ENOB Second-Order Noise-Shaping SAR ADC with kT/C Noise Shifting	712
<i>Yiyao Huang, Guolong Fu, Xianghui Zhang, Yanbo Zhang, Shubin Liu, Zhangming Zhu</i>	
A 14b Calibration-Free Pipelined SAR ADC Using a Single-Stage Gain Boost FIA	717
<i>Haoyu Tian, Guolong Fu, Yuzhou Xiong, Yanbo Zhang, Shubin Liu, Zhangming Zhu</i>	
A 10-MS/s Binary Weight-Merged SAR ADC for Real-Time Health-Monitoring System Applications.....	722
<i>Yu-Wei Chang, Ming-Yueh Ku, Shuenn-Yuh Lee, Ju-Yi Chen</i>	
Design of a Low-Power LNIA-ADC Interface Circuit in 22nm FDSoI for a Thermopile Sensor in Biomedical Application	731
<i>Jeremy David Molines, Zylm Sabater, Fergie John Frange, Eugene Imbang, Vincent Angelo Bogg's Roxas, Maria Sophia Ralota, Arcel Leynes, Rafael Pangilinan, John Richard Hizon, Marc Rosales, Maria Theresa De Leon</i>	
A High Gain Range Low Gain Step dB-Linear Programmable Gain Amplifier with Parallel Complementary Switching Current Method.....	736
<i>Tzung-Je Lee, Chien-Hsiang Chao</i>	
Design of a 3rd-Order 12-Bit Incremental ADC for Power Monitoring Applications.....	740
<i>Chia-Min Lai, Chung-Chih Hung</i>	
Active Gate Driver Design Using Differential Timing-Based Miller Detector for Power MOSFET	744
<i>Pradyumna Vellanki, Venkata Naveen Kolakaluri, Yun-Che Chang, L S S Pavan Kumar Chodisetti, Mitch Ming-Chi Chou, Chua-Chin Wang</i>	
A 88.6%-Efficient Multi-Input Capacitive-Based Energy Combiner with Adaptive Path Control for WSN-IoT Applications.....	749
<i>Trisha Isobelle V. Arboleda, Klenn Louie P. Laure, Mike Martin C. Diangco, Jefferson A. Hora, Xi Zhu</i>	

Triple-Band RF Energy Harvesting System Using TDM Combiner Drawing 1.5 μ W in 22nm FDSOI Technology..... <i>Mike Martin C. Diangco, Jefferson A. Hora, Xi Zhu</i>	754
Time Domain Analysis of WPT System with Parallel Resonant Secondary Stage Driving Rectifier Load..... <i>Wing-Hung Ki, Yuan Yao, Chi-Ying Tsui</i>	759
Methods of Reducing the Intrinsic Loss for Continuously-Scalable-Conversion-Ratio SC Converters	763
<i>Yongjuan Shi, Chen Hu, Xiaosen Liu, Xun Liu, Junmin Jiang</i>	
An AOT-COT Dual-Mode Three-Level Buck Converter with Wide Load and Input Ranges..... <i>Zhiming He, Yan Lu</i>	767
A Current-Mode Electrical Stimulator with Charge Balance for Neural Stimulation Applications	772
<i>Yueh-En Huang, Sheng-Yu Peng</i>	
Efficient Polynomial Arithmetic and Hash Modules for ML-DSA and ML-KEM Standards	776
<i>Quang Dang Truong, Hanho Lee</i>	
Lightweight Binary Neural Networks for Edge Devices..... <i>Hyunkyu Kang, Seokhoon Kim, Sanghyeok Moon, Youngmin Kim</i>	781
Memristor Crossbar Circuits of Unconventional Computing for Low-Power IoT Devices	785
<i>Rina Yoon, Seokjin Oh, Seung-Myeong Cho, Ilpyeong Yoon, Jihwan Mun, Kyeong-Sik Min</i>	
An Efficient Sparse CNN Architecture with Index-Based Kernel Transformation	790
<i>Po-Ting Chen, Shan-Chi Yu, Ing-Chao Lin</i>	
TNSS:Two-Nibble Sparsity-Aware Stride-Decomposing Acceleration for Convolutional Neural Networks	795
<i>Yun-Yin Huang, Yu-Guang Chen, Jing-Yang Jou</i>	
Secure Control Logic Design for Dual Key Logic Locking..... <i>Yi-Chen Chen, Shih-Hsu Huang</i>	800
Live Demonstration:A Soft Mist Inhaler with Sound and Motion Sensors for Improving Drug Usage Efficiency	804
<i>Mou-Wei Chang, Chun-Wei Chiu, Fang-Hao Hsiao, Hsuan-Yu Chen, Wen-Jui Wu, Yu-Te Liao</i>	
Live Demonstration: An AIoT Wearable ECG Patch with Cloud Platform for Cardiac Disease Detection	805
<i>Ming-Yueh Ku, Yi-Ting Hsieh, Jia-Jun Liu, Ju-Yi Chen, Shuenn-Yuh Lee</i>	
Live Demonstration: Portable Stimulation System for Transcutaneous Auricular Vagus Nerve Stimulation	806
<i>Zhan-Xian Liao, Yu-Kai Kang, Shuenn-Yuh Lee, Chou-Ching Lin</i>	
NoC AI Chip Integration for Industrial IoT Fault Diagnosis and Notification System	807
<i>Hus-Chi Chen, Pin-Ching Shen, Yen-Chen Yen, Ying-Yu Wang, Kun-Chih Jimmy Chen</i>	
Live Demonstration: Defect Detection in Material Extrusion with Multimodal Large Language Model	808
<i>George Wu, Chi-Tsun Cheng, Toh Yen Pang</i>	

Live Demonstration: Low Power and Real-Time Obstacle Avoidance System with CMOS Image Sensor and Spiking Neural Network	809
<i>Wei-Chi Huang, Chen-Fu Yeh, Po-An Chen, Yu-Chih Tsai, Kea-Tiong Tang</i>	
Live Demonstration: A 772μJ/Frame ImageNet Feature Extractor Accelerator on HD Images at 30FPS	810
<i>Ivan Miro-Panades, Vincent Lorrain, Lilian Billod, Inna Kucher, Vincent Templier, Sylvain Choisnet, Nermine Ali, Baptiste Rossigneux, Olivier Bichler, Alexandre Valentian</i>	
Live Demonstration: Low Cost AES-256 Circuit Design and Application	811
<i>Chia-Chou Chuang, Yu-Lun Jheng, Chien Huang, Lu-Ying Huang, Pei-Yin Chen, Narn-Yih Lee</i>	
Live Demonstration: A Study on Monitoring Canine Emotional Changes Through Heart Rate Variability	812
<i>Pang-Yen Ko, Shuenn-Yuh Lee</i>	
Live Demonstration: AI-Based Arrhythmia Detection with Wearable ECG and Cloud Platform for Dog Health Monitoring	813
<i>Bo-An Shi, Shuenn-Yuh Lee</i>	

Author Index