

# **2024 IEEE 5th Women in Technology Conference (WINTECHCON 2024)**

**Bengaluru, India  
12-13 November 2024**



**IEEE Catalog Number: CFP24CC2-POD  
ISBN: 979-8-3503-7408-7**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24CC2-POD
ISBN (Print-On-Demand):	979-8-3503-7408-7
ISBN (Online):	979-8-3503-7407-0

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## 2024 IEEE 5th Women in Technology Conference (WINTECHCON)

Pg. No.	Paper ID	ARTICLE TITLE	AUTHORS
1	<b>44</b>	Fairness in Reconfigurable Intelligent Surface (RIS) assisted MU-MISO systems Using DRL	Arpita Thakre, Sanee Aman, M P Spurthi, Srivatsa Dasa L, and Dhruv Singla
6	<b>110</b>	Novel Leakage Reduction Technique for Ultra-Low Power Advanced FinFET Technology Node Design	Sulagna Dey, Chaitanya Krishna, Srinivas Devalanka and Ravindra Ayyagari
12	<b>139</b>	Enhanced Seamless Multi-Device Experience Across Different Ecosystems	Rajini Kumari Bevara, Siva Nageswara Rao Bandreddy, Vimal Singh and Nikhil Kansal
18	<b>165</b>	Simulation based reliability estimation of PCB designs	Gangireddy sujatha, Jasleen Ahuja, Taranjit Kukal and Shouri Chatterjee
24	<b>177</b>	Design and Implementation of a Decentralized Voting System Using Volta Blockchain	Arthi M, Suganthi Evangeline C, Rohit Bharadwaj, Avrit M, Gogineni Jaswant and Siranjeevi GP
30	<b>200</b>	Automated Camera Quality Calibration & Matching	Sapna Kumari, Mintu Dutta, Adrita Barari, Jaeho Kwak, Yohwan Joo and Doyoung Kim
36	<b>208</b>	Data Drift Quantification Metrics for Month-on-Month Semiconductor Data	Nandita Bhattacharya, Adrita Barari, Lakshmi Pedapudi, Hoyeon Kim, Kyuhwan Kim and Jihye Seo
42	<b>211</b>	SDV-Aware Evolved Automotive Safety Architecture	Neha Srivastava
48	<b>224</b>	Breakthrough Hardware Solutions for Post-Quantum Security with QC-MDPC Codes	Mehar Latif
54	<b>225</b>	Domain Adaptation based Fin Height Measurement for DRAM	Kamya Bagavath Singh, Gaurav Sultania, Lakshmi Narayana Pedapudi, Joonyoung Ahn, Je Ung Song and Hyomin Ahn
60	<b>245</b>	Resolving Care-bit Correlations using Clock Gates	shalini pathak, prateek singh and Sandeep Jain
66	<b>271</b>	Revolutionizing Workflow with AELU: Crafting a High-Precision, Time-Efficient Custom GPT Model	Gunjan Rajput and Sanjiv Mathur
72	<b>295</b>	An efficient Scandump methodology to left shift DFT testing into Gate-level Verification	Kavya R, S Shrinidhi Rao, Sanjoy Saha, Alok Kumar, Seonil Brian Choi and Garima Srivastava
77	<b>318</b>	Cell-Aware ATPG under Electrical Voltage Stress	Shruthi Shekarappa, Swetha Priya Aenikapati, Navdeep Sood, Nand Kishore, Sahil Narang and Sameer Chillarige
83	<b>371</b>	Exploratory Approach to reduce IR issue in Low Power Test Compression Methodology	Swetha Priya Aenikapati, Ashwini Shankar and Manju Bhargavi Jella

89	<b>378</b>	Post-Silicon DV: Simplifying and Accelerating a Complex Debug Journey	Ankita Mohanty, Risita Jena , Prashanth Saraf, Sidhartha Kumar, Ashwini Padoor, Desmond Fernandes
95	<b>400</b>	FPGA Based Adaptive Beamforming Using VSS LMS Algorithm	Prabha G and Nidhiya Tittas
101	<b>411</b>	Interoperable SoC Framework for PCIe design verification challenges	Nirupama K G and Narasimha Babu G V L
107	<b>432</b>	Optimization and Debug of FIVR Parameters in Server SoC Power Delivery Network: A Post Silicon Approach with On-Die DFX	Susan Vinoth, Vijayaanandh J P and Uday Bhaskar Kadali
113	<b>503</b>	Fabrication and Characterization of Directly Synthesized WSe2 Nano-flowers for NO2 Sensing.	Shikha Singh, Jogendra Rana and Satyabrata Jit
117	<b>533</b>	SEASR: Speech Enhancement for Automatic Speech Recognition Systems using Convolution Recurrent Neural Network with Residual Connections	Manasi Remane, Revanth Reddy Nalla and Ambrish Dantrey