2024 IEEE 5th Women in Technology Conference (WINTECHCON 2024)

Bengaluru, India
12-13 November 2024

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2024 IEEE 5th Women in Technology Conference (WINTECHCON)

Pg. No.	Paper ID	ARTICLE TITLE	AUTHORS
1	44	Fairness in Reconfigurable Intelligent Surface (RIS) assisted MU-MISO systems Using DRL	Arpita Thakre, Sanee Aman, M P Spurthi, Srivatsa Dasa L, and Dhruv Singla
6	110	Novel Leakage Reduction Technique for Ultra-Low Power Advanced FinFET Technology Node Design	Sulagna Dey, Chaitanya Krishna, Srinivas Devalanka and Ravindra Ayyagari
12	139	Enhanced Seamless Multi-Device Experience Across Different Ecosystems	Rajini Kumari Bevara, Siva Nageswara Rao Bandreddy, Vimal Singh and Nikhil Kansal
18	165	Simulation based reliability estimation of PCB designs	Gangireddy sujatha, Jasleen Ahuja, Taranjit Kukal and Shouri Chatterjee
24	177	Design and Implementation of a Decentralized Voting System Using Volta Blockchain	Arthi M, Suganthi Evangeline C, Rohit Bharadwaj, Avrit M, Gogineni Jaswant and Siranjeevi GP
30	200	Automated Camera Quality Calibration & Matching	Sapna Kumari, Mintu Dutta, Adrita Barari, Jaeho Kwak, Yohwan Joo and Doyoung Kim
36	208	Data Drift Quantification Metrics for Month-on-Month Semiconductor Data	Nandita Bhattacharya, Adrita Barari, Lakshmi Pedapudi, Hoyeon Kim, Kyuhwan Kim and Jihye Seo
42	211	SDV-Aware Evolved Automotive Safety Architecture	Neha Srivastava
48	224	Breakthrough Hardware Solutions for Post-Quantum Security with QC-MDPC Codes	Mehar Latif
54	225	Domain Adaptation based Fin Height Measurement for DRAM	Ramya Bagavath Singh, Gaurav Sultania, Lakshmi Narayana Pedapudi, Joonyoung Ahn, Je Ung Song and Hyomin Ahn
60	245	Resolving Care-bit Correlations using Clock Gates	shalini pathak, prateek singh and Sandeep Jain
66	271	Revolutionizing Workflow with AELU: Crafting a High-Precision, Time-Efficient Custom GPT Model	Gunjan Rajput and Sanjiv Mathur
72	295	An efficient Scandump methodology to left shift DFT testing into Gate-level Verification	Kavya R, S Shrinidhi Rao, Sanjoy Saha, Alok Kumar, Seonil Brian Choi and Garima Srivastava
77	318	Cell-Aware ATPG under Electrical Voltage Stress	Shruthi Shekarappa, Swetha Priya Aenikapati, Navdeep Sood, Nand Kishore, Sahil Narang and Sameer Chillarige
83	371	Exploratory Approach to reduce IR issue in Low Power Test Compression Methodology	Swetha Priya Aenikapati, Ashwini Shankar and Manju Bhargavi Jella

89	378	Post-Silicon DV: Simplifying and Accelerating a Complex Debug Journey	Ankita Mohanty, Risita Jena , Prashanth Saraf, Sidhartha Kumar, Ashwini Padoor, Desmond Fernandes
95	400	FPGA Based Adaptive Beamforming Using VSS LMS Algorithm	Prabha G and Nidhiya Tittas
101	411	Interoperable SoC Framework for PCIe design verification challenges	Nirupama K G and Narasimha Babu G V L
107	432	Optimization and Debug of FIVR Parameters in Server SoC Power Delivery Network: A Post Silicon Approach with On-Die DFx	Susan Vinoth, Vijayaanandh J P and Uday Bhaskar Kadali
113	503	Fabrication and Characterization of Directly Synthesized WSe2 Nano-flowers for NO2 Sensing.	Shikha Singh, Jogendra Rana and Satyabrata Jit
117	533	SEASR: Speech Enhancement for Automatic Speech Recognition Systems using Convolution Recurrent Neural Network with Residual Connections	Manasi Remane, Revanth Reddy Nalla and Ambrish Dantrey