2024 IEEE 17th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC 2024)

Kuala Lumpur, Malaysia 16-19 December 2024



IEEE Catalog Number: CFP24MCO-POD ISBN:

979-8-3315-3048-8

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number: CFP24MCO-POD ISBN (Print-On-Demand): 979-8-3315-3048-8 ISBN (Online): 979-8-3315-3047-1

ISSN: 2771-3067

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2024 IEEE 17th International Symposium on Embedded Multicore/Many-core Systemson-Chip (MCSoC) MCSoC 2024

Table of Contents

Message from the Conference Chairsxvi
Message from the Program Chairsx
Organizing Committeexx
PC Committeexxi
Keynote Speakersxxi
A0: Emerging Technologies and Sustainability - I
ntegrating Wireless Technology and Android-Based Mobile Application for Enhanced imb Lengthening Chiang Liang Kok (The University of Newcastle, Australia), Chee Kit Ho (Singapore Institute of Technology, Singapore), Yit Yan Koh (The University of Newcastle, Australia), Teck Kheng Lee (ITE College Central, Singapore), and Jian Ping Chai (The University of Newcastle, Australia)
Harnessing the Power of GenAI Tools: Evaluating Response as an Approach to Learning
Design Challenges in HPC for AI/ML Applications

B0: Emerging Machine Learning and Deep Learning Models: Theory and Applications - I

Highly Efficient MetaFormer-Based End-to-End Autonomous Driving Model with Token-Pruning . 16 Sugaya Shun (The University of Aizu, Japan), Okuyama Yuichi (The University of Aizu, Japan), Shimmyo Yohei (The University of Aizu, Japan), Kusano Ryota (The University of Aizu, Japan), Oyama Riku (The University of Aizu, Japan), Hosoya Kenta (The University of Aizu, Japan), and Tomioka Yoichi (The University of Aizu, Japan)

Road Surface Extraction and Object Elimination for Autonomous Driving Simulators Based on Neural Radiance Field
Kenta Hosoya (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), Shun Sugaya (The University of Aizu, Japan), Riku Oyama (The University of Aizu, Japan), Satoshi Nisimura (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), and Jungpil Shin (The University of Aizu, Japan)
Improving Long Text Classification Based on Selective State Space Model (Mamba)
Use of Ball-Based Movement for Omnidirectional Collaborative Carry Robot Systems
A1: Emerging Technologies and Sustainability - II
Innovative Charging Solutions for Li-Ion Batteries in UPS Systems: A Microcontroller-Based Design
A Comparative Study of AI and Low-Code Platforms for SMEs: Insights into Microsoft Power Platform, Google AutoML and Amazon SageMaker
Artificial Intelligence in Healthcare Systems
Innovative Battery Management System: Towards Sustainable Energy Solutions for Electrical Gadgets

B1: Emerging Machine Learning and Deep Learning Models: Theory and Applications - II

Text Self-Supervision Enhances Visual-La Bin Wang (Guangzhou University, Chin University, China), Guowei Liu (Guangz Xiao (Guangzhou University, China), Lin Polytechnic Normal University, China), a University, China)	hou University, China), Yatie 19jun Zhao (Guangdong
VLC-UNIT: Unsupervised Image-to-Image Yuying Liang (Guangzhou University, Cuniversity, China), Bin Wang (Guangzhou (Guangdong Polytechnic Normal U(University of Aizu, Japan), and Chen Zhapan)	ou University, China), Lingjun niversity, China), Jiantao Xu
AttFallNet : Attention-Guided Fall Detect Li Ye (The University of Aizu, Japan) and Aizu, Japan)	tion System using Improved YOLOv8 Network
Integration of AI in Smart Electric Drivet: Chiang Liang Kok (The University of New (Singapore Institute of Technology, Singa University of Newcastle, Australia), Ngu University of Newcastle, Australia), and	pore), Charles Lee (The yen To Cong Thanh (The
University of Technology and Design) A2: Emerging Technologies a	and Sustainability - III
A2: Emerging Technologies at Exploring the Impact of Pigment Dilution	and Sustainability - III Ratios on Processing Parameters in Plastic OOE)
A2: Emerging Technologies at Exploring the Impact of Pigment Dilution Compounding: Design of Experiments (Design of Experiments) (Design of Experiment	n Ratios on Processing Parameters in Plastic DOE)

B2: Embedded, Cyber-Physical, and IoT Systems

Design and Research of Self-Balancing Bicycle Control System	106
Sign Language Vocabulary Recognition Only with Tactile Sensing Glove Motoki Kagami (The University of Aizu, Japan), Zeping Yu (The University of Aizu, Japan), Sim Teck Ceng (University of Aizu Junior College Division, Japan), and Lei Jing (The University of Aizu, Japan)	110
Times Higher Education Rankings Analysis for Enhancing University Performance using Multi-Criteria Decision Making	117
Enhanced Alzheimer's Disease Detection using Deep Neural Networks with Spatial Feature	
Enhancement Najmul Hassan (The University of Aizu, Japan), Abu Saleh Musa Miah (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), and Jungpil Shin (The University of Aizu, Japan)	122
A3: Multicore/Manycore SoCs Applications & Designs - I	
A3: Multicore/Manycore SoCs Applications & Designs - I A Toolchain for Deterministic Parallelism on an Embedded Bare-Metal Platform	129
A Toolchain for Deterministic Parallelism on an Embedded Bare-Metal Platform	
A Toolchain for Deterministic Parallelism on an Embedded Bare-Metal Platform Kenelm Louetsi (Univ. Perpignan, France), Christophe Negre (Univ. Perpignan, France), and David Parello (Univ. Perpignan, France) Hator: A High-Efficiency CGRA-Based 32/64-Bit Hashing Accelerator with Real-Time Performance Analysis Hai Hau Nguyen (University of Information Technology - VNUHCM, Vietnam), Pham Hoai Luan (Nara Institute of Science and Technology, Japan), Tuan Hai Vu (Nara Institute of Science and Technology, Japan), Van Duy Tran (Nara Institute of Science and Technology, Japan), Vu Trung Duong Le (Nara Institute of Science and Technology, Japan), Duc Khai Lam (University of Information Technology - VNUHCM, Vietnam), Thi Diem Tran (University of Information Technology - VNUHCM, Vietnam), and Yasuhiko Nakashima (Nara Institute of Science and Technology,	
A Toolchain for Deterministic Parallelism on an Embedded Bare-Metal Platform Kenelm Louetsi (Univ. Perpignan, France), Christophe Negre (Univ. Perpignan, France), and David Parello (Univ. Perpignan, France) Hator: A High-Efficiency CGRA-Based 32/64-Bit Hashing Accelerator with Real-Time Performance Analysis Hai Hau Nguyen (University of Information Technology - VNUHCM, Vietnam), Pham Hoai Luan (Nara Institute of Science and Technology, Japan), Tuan Hai Vu (Nara Institute of Science and Technology, Japan), Van Duy Tran (Nara Institute of Science and Technology, Japan), Vu Trung Duong Le (Nara Institute of Science and Technology, Japan), Duc Khai Lam (University of Information Technology - VNUHCM, Vietnam), Thi Diem Tran (University of Information Technology - VNUHCM, Vietnam),	

Design and Implementation of a Logistic Map-Based Pseudo-Random Number Generator on FPGA \dots 150

T. Hui Teo (Singapapore University of Technology and Design, Singapore), Maoyang Xiang (Singapapore University of Technology and Design, Singapore), Mostafa Elsharkaw (Singapapore University of Technology and Design, Singapore), Hen Rin Leao (Singapapore University of Technology and Design, Singapore), Mateo Jalen Andrew Calderon (Singapapore University of Technology and Design, Singapore), Jun Lei Lee (Singapapore University of Technology and Design, Singapore), Syarifuddin Azhar Bin Rosli (Singapapore University of Technology and Design, Singapore), Hui Ying See (Singapapore University of Technology and Design, Singapore), and En Yu Lim (Singapapore University of Technology and Design, Singapore)

B3: Multicore/Manycore Interconnection Networks

Siamak Biglari (University of North Texas), Farahnaz Hosseini (University of North Texas), Aadesh Upadhyay (University of North Texas), and Hui Zhao (University of North Texas)	155
Nature-Inspired Dragonfly Algorithm for High-Performance and Energy-Efficient Mapping of Deep Neural Networks in Networks-on-Chip	163
Two-level Routerless Network-on-Chip	171
Synergistic Floorplanning and Routing Topology Co-Design for Application-Specific NoC Synthesis	179
, , , , , , , , , , , , , , , , , , , ,	
A4: Multicore/Manycore SoCs Programming & Architecture - I	
Yuki Kameyama (Keio University, Japan), Naoya Niwa (Tokyo University	187
	187
Yuki Kameyama (Keio University, Japan), Naoya Niwa (Tokyo University of Agriculture and Technology, Japan), Daichi Fujiki (Tokyo Institute of Agriculture and Technology, Japan), Daichi Fujiki (Tokyo Institute of Technology, Japan), Hiroki Matsutani (Keio University, Japan), Michihiro Koibuchi (National Institute of Informatics, Japan), and Hideharu Amano (The University of Tokyo, Japan) A Lightweight Folded Keccak-Based SHA-3 for Resource-Constrained Embedded Security Siqi Xiong (Huazhong University of Science and Technology, China),	
Yuki Kameyama (Keio University, Japan), Naoya Niwa (Tokyo University of Agriculture and Technology, Japan), Daichi Fujiki (Tokyo Institute of Agriculture and Technology, Japan), Daichi Fujiki (Tokyo Institute of Technology, Japan), Hiroki Matsutani (Keio University, Japan), Michihiro Koibuchi (National Institute of Informatics, Japan), and Hideharu Amano (The University of Tokyo, Japan) A Lightweight Folded Keccak-Based SHA-3 for Resource-Constrained Embedded Security Siqi Xiong (Huazhong University of Science and Technology, China), Dongsheng Liu (Huazhong University of Science and Technology, China), Jiahao Lu (Huazhong University of Science and Technology, China), Aobo	
Yuki Kameyama (Keio University, Japan), Naoya Niwa (Tokyo University of Agriculture and Technology, Japan), Daichi Fujiki (Tokyo Institute of Technology, Japan), Hiroki Matsutani (Keio University, Japan), Michihiro Koibuchi (National Institute of Informatics, Japan), and Hideharu Amano (The University of Tokyo, Japan) A Lightweight Folded Keccak-Based SHA-3 for Resource-Constrained Embedded Security Siqi Xiong (Huazhong University of Science and Technology, China), Dongsheng Liu (Huazhong University of Science and Technology, China), Jiahao Lu (Huazhong University of Science and Technology, China), Aobo Li (Huazhong University of Science and Technology, China), Tianze Huang (Huazhong University of Science and Technology, China), Chenjun	
Yuki Kameyama (Keio University, Japan), Naoya Niwa (Tokyo University of Agriculture and Technology, Japan), Daichi Fujiki (Tokyo Institute of Agriculture and Technology, Japan), Daichi Fujiki (Tokyo Institute of Technology, Japan), Hiroki Matsutani (Keio University, Japan), Michihiro Koibuchi (National Institute of Informatics, Japan), and Hideharu Amano (The University of Tokyo, Japan) A Lightweight Folded Keccak-Based SHA-3 for Resource-Constrained Embedded Security Siqi Xiong (Huazhong University of Science and Technology, China), Dongsheng Liu (Huazhong University of Science and Technology, China), Jiahao Lu (Huazhong University of Science and Technology, China), Aobo Li (Huazhong University of Science and Technology, China), Tianze	

Memory and Latency Requirements on a gNodeB SoC for Supporting 5G NR Dual-SIM Phones 202 N. R. Sanjeev (Indian Institute of Technology Hyderabad) and Abhinav Kumar (Indian Institute of Technology Hyderabad)
Enhancing Pega Robotics Process Automation with Machine Learning: A Novel Integration for Optimized Performance
B4: Multicore/Manycore SoCs Architectures & Applications
Hardware Attack Models in Tiled Chip Multi-Core Processors: A Survey
Impact of Pipelining on Low Power IoT Applicable RISC-V ISA Core Micro-Architectures
Clustering-Based Image Registration of Tubule Candidates in Breast Histopathology Images 231 Joseph Jiun Wen Siet (Tunku Abdul Rahman University of Management and Technology (TAR UMT), Malaysia), Xiao Jian Tan (Tunku Abdul Rahman University of Management and Technology (TAR UMT), Malaysia), Wai Loon Cheor (Tunku Abdul Rahman University of Management and Technology (TAR UMT), Malaysia), Khairul Shakir Ab Rahman (Hospital Tuanku Fauziah, Malaysia), and Yee Von Thien (Tunku Abdul Rahman University of Management and Technology (TAR UMT), Malaysia)
Emerging Frontiers and Limitations of Logic Locking for Secure IC Design
A5: Multicore/Manycore SoCs Programming & Architecture - II
Near-DRAM Accelerated Matrix Multiplications

Exploring Interference in Knowledge Transfer During the Acquisition of a New Programming Language by Novice Programmers
Improved Decimal Rounding Module Based on Compound Adder
MLDPBS: A Machine Learning Based Dynamic Partitioning Buddy System for Efficient Memory Allocation in Embedded Systems
B5: Neuromorphic Computing Systems & AI on Edge - I
A Resource Allocation Method in Multi-Access Edge Computing Environment Based on Deep Reinforcement Learning
AI-Driven Novel Approach for Enhancing E-Commerce Accessibility through Sign Language Integration in Web and Mobile Applications
Prediction and Early Detection of Heart Disease: A Hybrid Neural Network and SVM Approach 282 Balaji Shesharao Ingole (IEEE senior member, USA), Vishnu Ramineni (Albertsons Companies, USA), Vivekananda Jayaram (IEEE senior member, USA), Amey Ram Banarse (IEEE senior member, USA), Manjunatha Sughaturu Krishnappa (IEEE senior member, USA), Nikhil Kumar Pulipeta (IEEE senior member, USA), Vidyasagar Parlapalli (IEEE senior member, USA), and Gokul Pandy (IEEE senior member, USA)
Advanced Computational Methods for Pelvic Bone Cancer Detection: Efficacy Comparison of Convolutional Neural Networks

A6: Embedded Machine Learning - I

Faxonomy of Proactive Detection Methods of Drunk Driving for Enhancing Traffic Safety	4
Approximated Triple Modular Redundancy of Convolutional Neural Networks Based on Residual Quantization	2
B6: Emerging Machine Learning and Deep Learning Models: Theory and Applications - III	
Power Supply for Submerged Camera as Applied to Environmental Monitoring	0
Kernel-Level Dropout for the Convolution Process in Deep Learning	7
A Study on Number Theoretic Transform Acceleration on AMD AI Engine	5
Efficient and Fault-Tolerant Object Localization and Classification Based on an Ensemble of Dual Ternary YOLIC Models	2
A7: Machine Learning and Neuromorphic Computing for Edge and Io	Τ
Predictive Modeling for Thread Optimization in OpenMP-Based Parallelization using Machine Learning	9
Mushtaq Ahmed (Malaviya National Institute of Technology, India)	
J-Net Hardware Accelerator	5

B7: Multicore/Manycore SoCs Programming & Architecture - III
Performance Evaluation of CUDA Parallel Matrix Multiplication using Julia and C++
Hierarchical Fault-Tolerant NoC Architecture for Reliable Communication
Open-AI Driven Open-Source Open-Access Sustainable ICs Design Flow
Theoretical Analysis of the Memory-Efficient Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
A8-0: Embedded Machine Learning - II
Unleashing Python's Power Inside Oracle: A New Era of Machine Learning with OML4Py
An Ensemble Approach for Stroke Prediction
A8: Multicore/Manycore SoCs Applications & Designs - II
An Intelligent Water Quality Measurement Robot Remote-Controlled Via Wireless Communication
Communication

Hardware Implementation of Double Pendulum Pseudo Random Number Generator
A Stacked FPGA Utilizing 3D-SRAM with Latency Optimization
Recognition of CAPTCHAs Utilizing the Middle Part of the Convolutional Feature Map
B8: Neuromorphic Computing Systems & AI on Edge - II
Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
Energy-Efficient Spiking Neural Networks using Approximate Neuron Circuits and 3D Stacking Memory
A High-Throughput Network Intrusion Detection System using On-Device Learning on FPGA 426 Man Wu (Keio University, Japan) and Masaaki Kondo (Keio University, Japan)
EnsembleSTDP: Distributed in-situ Spike Timing Dependent Plasticity Learning in Spiking Neural Networks
A9: Embedded Machine Learning
SecureGuard: An Enhanced Hybrid IoT Phone Tracking Solution with Security Controls

A Novel Approach to Precision Diagnosis of Multiple Sclerosis Brain Lesions Utilizing a Convolutional-Based Ensemble Classification Approach for Embedded Systems
B9: Emerging Machine Learning and Deep Learning Models: Theory and Applications - IV
Feed-Forward Probabilistic Error Cancellation with Noisy Recovery Gates
Artificial Intelligence in Cardiology
Self-Attention-Based Sequential Plasma Evolution Simulator for EXL-50U Tokamak
A10: Quantum Technology and Machine Learning
Quantum-Secure Data Transmission in Smart Grid
Assessing the Role of Communication in Scalable Multi-Core Quantum Architectures
A Quantum Q-Learning Model for the Capacitated Vehicle Routing Problem

B10: Machine Learning for Energy-e?cient, High- Performance, and Reliable Manycore Systems and Interconnects

Enhanced KNN Method for Malicious URL Detection using GCL (Google Index, Counting the Number of Characters and Length of URL) Extraction Technique
Reducing Data Bottlenecks in Distributed, Heterogeneous Neural Networks
Data-Driven Simulation Based Fault Detection in Automotive RISC-V Applications
A11: Embedded Multicore/Manycore SoC Architectures and Programing
An Extended Pipeline RISC-V CPU Architecture
SPARKLE: 400 RISC-V GIPS with 1,024 Barrel Processors on a Single Datacenter FPGA Card 524 Riadh Ben Abdelhamid (Heidelberg University, Germany), Vladislav Valek (Heidelberg University, Germany), and Dirk Koch (Heidelberg University, Germany)
BRISKI: A RISC-V Barrel Processor Approach for Higher Throughput with Less Resource Tax 532 Riadh Ben Abdelhamid (Heidelberg University, Germany) and Dirk Koch (Heidelberg University, Germany)
Survey of Hardware Acceleration of Genomic Analysis
B11: Performance Optimization and Auto-Tuning of Software on Multicore/Manycore Systems (POAT2023)
Performance Evaluation of CMOS Annealing with Support Vector Machine
Adaptation of XAI to Auto-Tuning for Numerical Libraries
Performance on SIMD Architectures of Auto-Tuned Programs for Matrix Multiplication

Author Index	573
--------------	-----