

2024 IEEE Asian Solid-State Circuits Conference (A-SSCC 2024)

**Hiroshima, Japan
18-21 November 2024**



**IEEE Catalog Number: CFP24SSC-POD
ISBN: 979-8-3503-7633-3**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24SSC-POD
ISBN (Print-On-Demand):	979-8-3503-7633-3
ISBN (Online):	979-8-3503-7632-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A 0.036mm ² 80Mb/s-To-15.96Gb/s C-PHY and D-PHY Combo Receiver with Background Calibrations in 4nm FinFET	1
<i>Woongki Min, Soomin Lee, Taejin Jang, Yunsik Jo, Hyounjoong Kim, Younggyun Oh, Myeong-Cheol Kim, Hyeonji Han, Cheolhwan Lim, Seungjun Lee, Jihoon Lee, Yon Jun Shin, Sangho Kim, Jongwoo Lee</i>	
A 16-Bit SAR ADC with Capacitor Dielectric Relaxation Effect Canceler in a 22-Nm Microcontroller for Multi-Input Channel Applications	4
<i>Tomohiko Ebata, Atsushi Ochi, Iori Sakai, Cheng Yuan, Takanobu Nimiya, Daiki Matsumoto, Qiaoyu Wang, Shinsuke Yoshimura, Tetsuo Matsui</i>	
A Compact Optical Image Stabilization Chip with Actuator Trackability Improvement Controller and Double Offset Cancel Hall Amplifier to Improve Camera Shake Correction.....	7
<i>Wataru Saito, Yoichi Lizuka, Tetsuya Takahashi, Toshiya Suzuki, Hiroto Suzuki, Masatomo Shoji, Fukashi Morishita</i>	
A 400 × 112 CMOS LiDAR Sensor with Reconfigurable-Resolution Histogramming Time-To-Digital Converters and Sub-Cm Depth Refining Filter	10
<i>Wonjong Roh, Hyeongseok Seo, Canxing Piao, Heesung Lee, Minkyung Kim, Myung-Jae Lee, Seong-Jin Kim, Jung-Hoon Chun, Jaehyuk Choi</i>	
A 24V-To-1.8V Low Input Current Ripple SC Hybrid Converter with Conducted EMI Noise Suppression Mechanism for Automobile Application	13
<i>Yu-Tse Shih, Jen-Wei Chang, Tz-Han Hsu, Wei-Chieh Hung, Yu-Jia Wei, Ke-Horng Chen, Tsung-Heng Tsai, Kuo-Lin Zheng, Ying-Hsi Lin, Min-Chu Chien</i>	
A 300W 1.27kW/inch ³ 98.0% Peak Efficiency 48V-To-12V Switch Tank Converter Controller with Integrated Multilevel Driver and Adaptive ZCS On-Time Control.....	16
<i>Zhi-Yi Lin, Xin-Ce Gong, Xin Ming, Jia-Hui Huang, Bo Zhang</i>	
A 29.5W Switched-Capacitor Based Dual-Output Hybrid Secondary Charger Providing Simultaneous Two-Cell Battery Charging and System Supply Voltage with Input Current Limiting Feature.....	19
<i>Chanjung Park, Seongil Yeo, Jee Lee, Geuntae Park, Seungjin Baek, Seunghoon Lee, Kunhee Cho</i>	
A Hybrid Four-Switch Inductor-First Quadratic Step-Down Converter with Internal Ripple Compensated COT Control	22
<i>Yufei Sun, Zhitong Chen, Qiwei Zhang, Xiaoya Fan, Yanzhao Ma</i>	
A 28nm 118.26TOPS/W Multi-Dimensional Fault-Tolerant AI Processor Enabling Voltage-Frequency Scaling Below Point-Of-First-Failure.....	25
<i>Yang Wang, Xiaolong Yang, Yubin Qin, Zhiren Zhao, Ruiqi Guo, Zhiheng Yue, Shaojun Wei, Yang Hu, Shouyi Yin</i>	
WhiteDwarf: 12.24 TFLOPS/W 40 nm Versatile Neural Inference Engine for Ultra-Compact Execution of CNNs and MLPs Through Triple Unstructured Sparsity Exploitation and Triple Model Compression	28
<i>Yasuyuki Okoshi, Angel López García-Arias, Jaehoon Yu, Junnosuke Suzuki, Hikari Otsuka, Thiem Van Chu, Kazushi Kawamura, Daichi Fujiki, Masato Motomura</i>	

A 16nm 231mW Channel MLP Optimized Neural Processing Unit for 80.3% Top-1 ImageNet Classification Accuracy at 102fps	31
<i>Yong-Tai Chen, Hong-Chuan Liao, Hui-Yun Tsai, Kai-Feng Chang, Chao-Tsung Huang</i>	
A 75.6Gb/S 22-Bit Floating-Point Reconfigurable DSP Accelerator Embedding 2048×256-Point Complex FFT and 26K-Point 1-D Signal Processing	34
<i>Xuanzhe Xu, Xianjun Liu, Siyuan Wei, Shuangming Yu, Runjiang Dou, Xu Yang, Zhe Wang, Jian Liu, Nanjian Wu, Liyuan Liu</i>	
An 8.1-To-353 TOPS/W Energy-Aware Deep-Learning Accelerator Supporting Dynamic Neural Networks	37
<i>Ting-Yang Chen, Yi-Lin Lo, Tun-Yu Chang, Chia-Hsiang Yang</i>	
A Wireless Battery-Free Cerebral-Oxygen-Monitoring Micro-System Featuring 0.028% Sensing Resolution.....	40
<i>Weixiao Wang, Boyu Zhu, Yangfan Xuan, Yili Shen, Qijing Xiao, Zhiyu Wang, Yuxuan Luo, Gang Pan, Bin Su, Bo Zhao</i>	
A 428.4mW 6.78Mbps/3.61Mbps Up/Down Data Rate Wireless Chipset with TinyAI Regulation	43
<i>Yunfang Zhang, Zhijie Lin, Peiyi Zhou, Jie Zhang, Zhezhi He, Hong Zhang, Yongfu Li, Yong Lian, Yang Zhao</i>	
A Multi-Node Body-Channel-Communication System Using Adaptive Gain Control with ExG Readout ICs for Moving VR Users	46
<i>Dongyoon Lee, Song-I Cheon, Hyungjoo Cho, Seonghyun Park, Jiho Chun, Haidam Choi, Gichan Yun, Yoonsang Cho, Sohmyung Ha, Minkyu Je</i>	
A Passive IoT Bidirectional Tag Demonstrating 95m Downlink Through Antenna-Array-Based Power-Data-Fusion Technique	49
<i>Guanjie Gu, Xin Hu, Qijing Xiao, Yuxuan Luo, Bo Zhao</i>	
A Fully Integrated 4:1 DC-DC Converter Using Electromagnetically Coupled Class-D LC Oscillators Achieving 74.5% Peak Efficiency and 0.78W/mm ² Peak Power Density	52
<i>Donghyeok Cho, Taekwang Jang, Seonghwan Cho</i>	
A Single/Dual-Output Switched-Capacitor DC-DC Converter with Geometrically Arranged Soft VCR Transitions	55
<i>Donghee Ko, Doojin Jang, Da Won Kim, Jeongmyeong Kim, Byeongmin Moon, Wanyeong Jung</i>	
A 4-Phase Integrated Voltage Regulator with In-Package Inductors Achieving 89.0% Peak Efficiency and 65% Droop Improvement for 6A/2ns Transient.....	58
<i>Kai Yuan, Chenzhou Ding, Junmin Jiang, Tiantian Tang, Junyi Ruan, Yelei Xie, Faen Liu, Shuguo Jiang, Tao Liu, Ka Nang Leung, Xun Liu</i>	
A 97.1% Buck-Boost Battery Charger with a Constant Current Extension Technique for 2x Faster Battery Charging with Accurate Termination of Charging Process.....	61
<i>Chun-Yuan Chen, Yu-Tse Shih, Ming-Che Tu, Yung-Hsuan Yen, Ke-Horng Chen, Tsung-Heng Tsai, Kuo-Lin Zheng, Ying-Hsi Lin, Min-Chu Chien</i>	
A Compact D-Band Phase Shifter with 0.1-Degree Phase Resolution and 0.8-Degree RMS Phase Error in 65 nm CMOS	64
<i>Takaya Uchino, Yudai Yamazaki, Sungwan Park, Chenxin Liu, Anyi Tian, Abanob Shehata, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada</i>	

A PUF-Integrated Power Amplifier with Harmonic Tunable Matching Network-Controlled Spectral Regrowth Technique for RF Fingerprinting in IoT.....	67
<i>Zexin Su, Chang Liu, Zhe Chen, Zhiqiang Li, Guangyin Shi, Qian Luo, Jixin Chen, Wang Ling Goh, Zhengsheng Han, Bo Li</i>	
A 14.7mW Blocker-Tolerant Wideband Receiver Using a Transformer-Based N-Path Passive-LNA and a 2 nd -Order TIA Achieving 110MHz RF-BW and 13dBm OB-IIP3	70
<i>Gengzhen Qi, Pui-In Mak</i>	
A 31.92% Efficiency Colpitts DCO-PA for BLE TX with Implicit RX Clock Generation Using DM-To-CM Mode-Switching.....	73
<i>Bowen Yu, Kai Xu, Wei Li, Hongtao Xu</i>	
A Tiny 3.15–43.4-GHz 3.6-MW Divide-By-8 Ring-Based Injection-Locked Frequency Divider Using Multiphase Waveform Gating Technique.....	76
<i>Feifan Hong, Xi Chen, Anding Zhu, Robert Bogdan Staszewski, Teerachot Siriburanon</i>	
A Real-Time Event Vision Sensor Based Object Detection and Tracking System for Edge Applications.....	79
<i>Yuncheng Lu, Yucen Shi, Zehao Li, Junying Li, Tony Tae -Hyoung Kim</i>	
A 66.6 FPS High Quality Gaussian Splats Rendering FPGA Processor with Reconfigurable Computation Architecture	82
<i>Hongseok Lee, Gwangtae Park, Wonhoon Park, Wooyoung Jo, Jongjun Park, Hoi-Jun Yoo</i>	
A Real-Time Optical-Flow-Based SLAM FPGA Accelerator with Inter-Frame Similarity Exploitation and Correlation-Guided Mixed-Precision Flow Update	85
<i>Mengjie Li, Haozhe Zhu, Yiming Zhang, Siqi He, Qi Liu, Xiaoyang Zeng, Chixiao Chen</i>	
KDA: Kyber and Dilithium Accelerator for CRYSTALS Suite of Post-Quantum Cryptography in Hybrid Multipath Delay Commutator Pipelined Architecture.....	88
<i>Aobo Li', Zehao Li, Jingyang Tang, Yuncheng Lu</i>	
A 28nm 128-Kb Exponent- And Mantissa-Computation-InMemory Dual-Macro for Floating-Point and INT CNNs.....	91
<i>An Guo, Xueshan Dong, Fangyuan Dong, Dongqi Li, Yiran Zhang, Jingmin Zhang, Yuchen Tang, Yuhui Shi, Xiao Tan, Bo Liu, Weiwei Shan, Hao Cai, Jun Yang, Xin Si</i>	
A 28nm 76.25TOPS/W RRAM/SRAM-Collaborative CIM Fine-Tuning Accelerator with RRAM-Endurance/Latency-Aware Weight Allocation for CNN and Transformer	94
<i>Chen Mu, Zhirui Huang, Hao Jiang, Jie Liao, Bo Jiao, Yuliang Zhou, Haozhe Zhu, Jianguo Yang, Qi Liu, Chixiao Chen</i>	
Similarity-Aware Transposable SRAM Computation-In-Memory with Pulse-Based SAR ADC	97
<i>Yong-Jun Jo, Chufeng Yang, Yuanjin Zheng, Tony Tae -Hyoung Kim</i>	
A 65nm 687.5-TOPS/W Drive Strength-Based SRAM Compute-In-Memory Macro with Adaptive Dynamic Range for Edge AI Applications	100
<i>Dong-Gu Choi, Jaehyun Lee, Jahyun Koo, Woo Kyoung Han, Dahoon Park, Jaeha Kung, Junghyup Lee, Jong-Hyeok Yoon</i>	
A 28-Nm 323 TOPS/mm ² /b and 2007 TOPS/W/b Ternary Latch Based Sparsity-Aware CIM Macro with Double-Sampling Ternary ADC	103
<i>Myoung Kim, Hoichang Jeong, Woo-Seok Kim, Yesong Jeong, Young-Eun Choi, Junyoung Park, Min Woo Ryu, Yong Kyu Lee, Kyuho Jason Lee, Kyung Rok Kim</i>	

A 28nm CMOS 12-Bit-600-MS/s 15.6mW Pipelined ADC with Two-Stage Gainboosting FIA-Based RA.....	106
<i>Bo Gao, Lizhen Zhang, Raymond Mabilangan, Chang-Un Park, Kent Edrian Lozada, Ho-Jin Kim, Youngjae Cho, Michael Choi, Seung-Tak Ryu</i>	
A 1.2GS/s 11b Time-Interleaved SAR ADC with Low-Cost Derivative-Based Background Timing-Skew Calibration and Variable-Load Comparators	109
<i>Mingyang Gu, Yunsong Tao, Xiyu He, Yi Zhong, Lu Jie, Nan Sun</i>	
A Single-Channel 3.1GS/s 45dB SNDR Pipelined ADC Using Amplify-And-Select Structure in 28nm CMOS.....	112
<i>Jaemin Kim, Jintae Kim</i>	
An 8-Bit 20.2fJ/Conv-Step FoM CI-C Asynchronous SAR ADC with Common-Mode Level Shifting.....	115
<i>Seungjun Song, Kyungmin Lee, Hyungil Chae</i>	
A 12b 3 GS/s Passive T/H Assisted Time-Interleaved Pipelined SAR ADC with Metastability Reduction Technique and Dynamic-Bias RA	118
<i>Qiang Yu, Zheng Zhu, Chao Li Ang, Qin Huang, Shanshan Han, Feng Tai, Rongbin Yang, Shuangyi Wu, Qiang Li</i>	
A 300-GHz-Band 36-Gb/s Scalable 2x2 2D Phased-Array CMOS Receiver.....	121
<i>Satoshi Tanaka, Shinsuke Hara, Kyoya Takano, Akifumi Kasamatsu, Yoshiki Sugimoto, Kunio Sakakibara, Shunichi Kubo, Takeshi Yoshida, Shuhei Amakawa, Minoru Fujishima</i>	
A Fully-Connected Time-Modulated Phased-Array Transmitter Featuring Physical Security Directional Link and Multi-Beam PAPR Reduction	124
<i>Xiangrong Huang, Haikun Jia, Wei Deng, Chuanming Zhu, Ruiyang Jiang, Xintao Li, Zhihua Wang, Baoyong Chi</i>	
A W-Band Scalable 1 × 4 Phased-Array Transmitter Front-End with >15/17 dBm OP1dB/Psat in SiGe BiCMOS.....	127
<i>Zongxiang Wang, Jixin Chen, Peigen Zhou, Ziyi Han, Yuyang Xia, Huanbo Li, Zhe Chen, Wei Hong</i>	
A 26.5-To-29.5GHz Transformer-Based Doherty Phased-Array Transceiver Front-End with 7-Bit Phase Shifter and 16% Back-Off Drain Efficiency	130
<i>Shaogang Wang, Huiyan Gao, Hang Lu, Nayu Li, Chunyi Song, Qun Gu, Zhiwei Xu</i>	
A 28-Nm 141.4TOPS/W Scalable Reconfigurable Deep Learning SoC for Large-Scale Neural Networks	133
<i>I-Hsuan Liu, I-Ting Lin, Yueh-Feng Tsai, Jeng-Sheng Hsieh, Vincent Chen, Chuei-Tang Wang, Chia-Hsiang Yang, Douglas C. H. Yu</i>	
LPNA: A 2.75 Ms Low-Latency and 0.40 uJ/Point Energy-Efficient LiDAR Point-Cloud Neural Network Accelerator with Cylindrical Bin Partitioning	136
<i>Bokyoung Seo, Jueun Jung, Donghyeon Han, Kyuho Jason Lee</i>	
A 13-34 TOPS/W Edge-AI Processor Featuring Booth-Value-Confined Accelerator, Near-Memory Computing, and Contiguity-Aware Mapping	139
<i>Quan Cheng, Longyang Lin, Mingqiang Huang, Qiufeng Li, Zhengke Yang, Liuyao Dai, Hao Yu, Yu-Jen Chen, Yiyu Shi, Masanori Hashimoto</i>	
EnTADRL: Deep Reinforcement Learning System-On-Chip for End-To-End Training Acceleration.....	142
<i>Jingu Lee, Sanghyuk An, Jongjun Park, Jiwon Choi, Haoyang Sang, Sangwoo Ha, Sangjin Kim, Hoi-Jun Yoo</i>	

A 14-To-32-Gb/s Deadzone-Free Referenceless CDR with Autocovariance-Based Frequency Detector in 40-Nm CMOS Technology	145
<i>Hong-Seok Choi, Jae-Geon Lee, Kwang-Ho Lee, Daehyun Koh, Jung-Woo Sull, Hyung-Rok Do, Chan-Ho Kye, Deog-Kyoon Jeong, Min-Seong Choo</i>	
A 16-30Gb/s 1.03pJ/b Referenceless Baud-Rate CDR with Integrated Pattern Decoding Technique for Fast Frequency Acquisition.....	148
<i>Yoojin Jung, Young-Wook Kim, Sinho Lee, Suil Kang, Kwanseo Park</i>	
A 0.91-PJ/b 20.8–32-Gb/s Reference-Less Sub-Baud-Rate CDR Circuit	151
<i>Yao-Hung Tsai, Wen-Chi Huang, Shen-Iuan Liu</i>	
A 0.0006-mm ² 0.13-PJ/bit 9–21-Gb/s Sampling CDR with Inverter-Based Frequency Multiplier and Embedded 1:3 DEMUX in 65-Nm CMOS	154
<i>Zhicheng Dong, Xiaoteng Zhao, Zekai Yang, Xianting Su, Haolin Han, Feng Bu, Rong Zhou, Depeng Sun, Yong Chen, Shubin Liu, Ruixue Ding, Zhangming Zhu</i>	
A –51dBc-Reference-Spur and 66fs _{rms} -Jitter D-Band PLL with Complementary Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector	157
<i>Jaeho Kim, Joeeun Bang, Seohee Jung, Myeongho Han, Jaehyouk Choi</i>	
A 13.75-14.75-GHz 32.1-F _{SRMS} Jitter -100.6-DBc Reference Spur -261.4-DB FoM Sub-Sampling PLL Using a K _{PD} -Doubled Isolated Sub-Sampling Phase Detector for Reliable Spur-Jitter-Joint Optimization.....	160
<i>Yiqing Xu, Yixi Li, Zhao Zhang, Nan Qi, Jian Liu, Nanjian Wu, Liyuan Liu</i>	
A 0.28V 80.9μW Transformer-Based DCO with 80kHz 1/F ³ Corner and 192.6dBc/Hz FoM	163
<i>Feng Gao, Yuxiao Zhao, Yulin Xie, Zhongyuan Ying, Hao Min</i>	
A 19.58-To-21.38-GHz Low-Power Quad-Core VCO with Compact 3 rd -Order Q-Boost Inductors Achieving -191.8-DBc/Hz FoM and -205.4-DBc/Hz FoM _A	166
<i>Xiangjian Kong, Shuai Deng, Zhao Zhang</i>	
A 1kHz-To-62MHz 2.06zF _{rms} Resolution Lock-In Amplifier with SAR-Assisted Parasitic and Baseline Capacitance Compensation.....	169
<i>Minge Jiang, Shen Ye, Tianxiang Qu, Tian Dong, Qinjing Pan, Zhiliang Hong, Jiawei Xu</i>	
A 33.6nW Capacitively Coupled Chopper Amplifier with Stacked Input-Boosted Gate-And-Bulk-Driven Inverter Achieving 0.59 NEF and 0.42 PEF in 180nm CMOS.....	172
<i>Ke Hu, Jiangchao Wu, Bo Wang, Man Kay Law</i>	
A Wide Current Range and Fast Transient Flipped Voltage Follower Based Low Dropout Regulator	175
<i>Chunlei Qin, Wing-Hung Ki, Man-Kay Law</i>	
A Hybrid-Resonance Single-Stage Dual-Output Rectifier with High Voltage Difference for Wireless Power Transfer System.....	178
<i>Fantao Wang, Kai Cui, Zhi Li, Xiaoya Fan, Yanzhao Ma</i>	
A 0.40pJ/Spike 10μs-Latency Asynchronous Spiking Neural Network with Compact Nonideality-Tolerating CIM-Synapses for Always-On Near-Sensor AI.....	181
<i>Lichen Feng, Hongwei Shan, Libo Qian, Zhangming Zhu</i>	
A 280.580 μm ² /Grid, 30.7pJ TMRA-PIM (Time-Multiplexed Random-Access Processing-In-Memory) Programmable Accelerator for Partial Differential Equations Solving and Edge Processing.....	184
<i>Zhengzhe Wei, Yuqi Su, Tony Tae-Hyoung Kim, Yuanjin Zheng</i>	

A 22T Static Contention-Free Conjoined Master-Slave Flip-Flop for Low-Voltage, Low-Power, and Low-Area Applications	187
<i>Gicheol Shin, Shin Han, Minhyeok Jeong, Donguk Seo, Yoonmyung Lee</i>	
An All-Digital, 3.68 mV/LSB Voltage Sensor Based Droop Prediction and Fast Mitigation System in 28nm CMOS	190
<i>Yuxuan Du, Kaize Zhou, Zhuo Chen, Lishuo Deng, Tuo Li, Yan Lu, Weiwei Shan</i>	
ANVMP: A 28nm 52.6 μ W 1.25pJ/SOP Asynchronous Non-Volatile-Memory-Based Computing-In-Memory Neuromorphic Processor for Edge-AI Applications.....	193
<i>Jilin Zhang, Qiumeng Wei, Dexuan Huo, Tao Li, Bin Gao, He Qian, Huaqiang Wu, Kea-Tiong Tang, Hong Chen</i>	
A 3-To-40 GHz 64QAM/256QAM/4096QAM Zero-IF CMOS Transceiver Chipset for Millimeter-Wave Software-Defined Radios	196
<i>Wenjing Ye, Wei Deng, Haikun Jia, Jingling Zhang, Linjun Gu, Fuyuan Zhao, Ruichen Wan, Baoyong Chi</i>	
A 130-To-170 GHz Reconfigurable Heterodyne/Homodyne Transceiver Achieving 20.5-DBm P_{sat} for Emerging Integrated Wireless Access and Backhaul Networks.....	199
<i>Qixiu Wu, Wei Deng, Ziyuan Guo, Haikun Jia, Taikun Ma, Qiuyu Peng, Chang Liu, Baoyong Chi</i>	
35-60GHz Switchless if Bi-Directional Amplifier Using 65nm CMOS for 300GHz-Band Transceivers.....	202
<i>Abanob Shehata, Hans Herdian, Chun Wang, Chenxin Liu, Kazuaki Kunihiro, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada</i>	
A W-Band Omnidirectional FMCW Radar with 18.18dBm Pout 6.76dB NF 52dB Isolation for 4.7cm Resolution and 10m Detection Distance.....	205
<i>Liang Zhang, Yunbo Rao, Kun Huang, Xu Cheng, Jiangan Han, Xianhu Luo, Fengjun Chen, Renai Chen, Jun Jiang, Jianfei An, Binbin Cheng, Xianjin Deng, Hao Gao</i>	
A Non-Contact TMR-Based Active Electrode for BCG Recording	208
<i>Tao Tang, Zhong Zheng, Chen Wang, Tianzi Jiang</i>	
A 1.96Vpp Input-Range 3rd-Order Noise-Shaping Pipelined-SAR ADC with Self-Boosted Impedance and Active Charge Sharing for Biosignal Acquisition	211
<i>Rucheng Jiang, Chne-Wuen Tsai, Benjamin Lee Ho Yin, Jia Yi Fong, Jerald Yoo</i>	
RMMIC: A 40 μ W Reconfigurable Multi-Modal Multi-Channel Interface Circuit System for Bio-Signals Monitoring	214
<i>Ting Zhou, Jiajie Huang, Chao Wang, Yuzhi Hao, Yuxin Ji, Zhiwen Gu, Zhuo Gao, Feng Yang, Yuhang Zhang, Yang Zhao, Jian Zhao, Yan Liu, Mingyi Chen, Guoxing Wang, Yong Lian, Yongfu Li</i>	
A 1.27-MW Battery-Powered Multimodal Biosensor Interface IC for Wireless Motion Intention Recognition in Wearable Robots	217
<i>Jimin Koo, Haidam Choi, Yoontae Jung, Ji-Hoon Suh, Sein Oh, Changhun Seok, Yegeun Kim, Injun Choi, Heewon Choe, Sunglim Han, Jiho Chun, Hoyong Seong, Sohmyung Ha, Minkyu Je</i>	
A 1.92nJ/Conv Pulse-Width Locked-Loop Time Domain Readout IC with VCO-Integrator and Pipeline TDC for Wheatstone Bridge Wearable Strain Sensing System	220
<i>Siyuan Xu, Longhuang Li, Yiyang Du, Huiru Yang, Huaiyu Ye, Huan Hu</i>	

A 48MHz Temperature Compensated Crystal Oscillator Utilizing Time-Domain Accuracy Boosting Techniques Achieving ± 1.4 ppm Frequency Stability from -55°C to 115°C	223
<i>Junyang Yin, Wei Deng, Haikun Jia, Minshuo Wang, Baoyong Chi</i>	
A -60 to 145°C , $216\text{ fJ}\cdot\text{K}^2$ Energy-Efficient MOS-Based Temperature Sensor Achieving 71.8 mK Resolution.....	226
<i>Joeeun Kim, Jeongmyeong Kim, Minkyu Yang, Kyounghun Kang, Wanyeong Jung</i>	
A $185\text{-}\mu\text{W}$, $\pm 2.5\text{-Ppm}$ -40°C - 80°C Analog TCXO with a Differential-Pair-Based Polynomial Temperature Compensation Technique	229
<i>Chia-Hsi Fang, Chun-Yu Lin, Shuan Yang, Shan-Chih Tsou, Shon-Hang Wen, Kuan-Dar Chen, Tsung-Hsien Lin</i>	
A 0.9V CMOS Voltage Reference with 0.41% Untrimmed Accuracy and $44.7\text{ ppm}/^{\circ}\text{C}$ TC from -35°C to 130°C	232
<i>Xuanlin Chen, Jiangchao Wu, Bo Wang, Man Kay Law</i>	
A 320MHz BW NS TD-ADC Assisted C/DT Hybrid Pipelined ADC with SAB-Based Residue Amplifying Filter.....	235
<i>Kai Xing, Yan Zhu, Rui Paulo Martins, Chi-Hang Chan</i>	
A 1.3mW 10MHz -BW 71dB -SNDR Two-Step TDC-Assisted Continuous-Time Noise-Shaping SAR ADC	238
<i>Sein Oh, Gichan Yun, Heewon Choe, Yoontae Jung, Jimin Koo, Sohmyung Ha, Minkyu Je</i>	
A 5.76GS/s 180MHz -BW 74.1dB -DR $2\times$ TI Extrapolated CT DSM with Broadband Hybrid-Inputs Current-Mode Adder in 28nm CMOS	241
<i>Yuekai Liu, Meng Guo, Yichen Jin, Yan Liu, Mingqiang Guo, Sai-Weng Sin, Zhichao Tan, Liang Qi</i>	
A 105.8dB A-Weighted DR CT Delta-Sigma Audio ADC Using Current-Steering DAC Current Recycling Amplifier	244
<i>Moo-Yeol Choi, Myungjin Lee, Minsung Kim, Dongsu Kim, Jongwoo Lee</i>	
PRIM-CAEFA: A 64K -Spin Packet-Based Reconfigurable Ising Machine with Cross-Problem Adjustment-Free Energy Feedback Annealing.....	247
<i>Yingna Huang, Chne-Wuen Tsai, Jiaer Chen, Zhongqi Li, Longyang Lin, Jiamin Li, Jerald Yoo</i>	
A 3-D Ising Machine with 12-Way Supply-And-Bulk Injection Locking Oscillators for Combinatorial Problem Solving	250
<i>Jiaer Chen, Yingna Huang, Jiamin Li, Longyang Lin, Han Wu, Jerald Yoo</i>	
A Cryogenic Pulse Shaper for Spin Qubit Control Utilizing 1ns -Time-Resolution ADCs on an Active Silicon Interposer Operating at Sub- 100 mK Temperatures	253
<i>Ryozo Takahashi, Yusuke Kanno, Takuji Miki, Nobuhiro Kusuno, Hiroyuki Mizuno, Makoto Nagata</i>	
TID-Tolerant StrongARM Comparator and Sampling Network for Satellite Application High-Voltage ADCs	256
<i>Charlie Tahar, Changyeop Lee, Kun-Woo Park, Kent Edrian Lozada, Hyojun Kim, Ki-Ho Kwon, Seung-Tak Ryu</i>	
A 174nW Event-Driven Keyword Spotting ASIC with DC-Drift-Resilient Dual-Mode Delta/SAR Quantizer and Multiplier-Less Processor	259
<i>Ning Pu, Nan Wu, Kaiji Liu, Yihuai Yang, Siqi Zhang, Sining Pan, Yanshu Guo, Zhihua Wang, Hanjun Jiang</i>	

ROC-Spin: A 28nm 2,000 Ring-Oscillator-Collapse Spins for Solving Combinatorial Optimization Problems.....	262
<i>Yuqi Su, Anh Tuan Do, Tony Tae-Hyoung Kim, Bongjin Kim</i>	
A Unified Microrobotic Visual-Perception Processor with 62.2-FPS/mm ² and 103-UJ/frame Navigation in 28nm	265
<i>Shuyuan Zhang, Yujin Wang, Yifan He, Yuchen Su, Huazhong Yang, Yongpan Liu, Hongyang Jia</i>	
A 0.04 μ J/ Classification High-Accuracy Energy-Efficient ECG Processor with SNN On-Chip Backpropagation and Adaptive Threshold Encoding	268
<i>Haodong Fan, Junlu Zhou, Zilong Guo, Zhiyuan Chang, Xi Yang, Zhicheng Hu, Jiahao Zeng, Shuisheng Lin, Liang Zhou, Jun Zhou, Li Zhang, Jinxi Huang, Jianlei Su, Wei Gao, Qiang Wu, Liang Chang</i>	
A 1.12nJ/Pixel High-Accuracy and Memory-Efficient Real-Time Object Detection Processor for Neuromorphic Vision Sensors	271
<i>Zehao Li, Wenhao Lu, Yuncheng Lu, Junying Li, Yucen Shi, Yuanjin Zheng, Tony Tae-Hyoung Kim</i>	
A 43.3 Bit/Cycle Inflate Accelerator Featuring Static-Dynamic Huffman Decoder with Multiple Checkpoints and Optimized End-Of-Block Control for Hyperscale Data.....	274
<i>Wei Zhang, Yiwei Luo, Yangyi Zhang, Jiaqi Ouyang, Guodong Wang, Xianglong Wang, Gang Shi, Lei Chen, Fengwei An</i>	
A 200Gb/s, 3.5pJ/bit Monolithically Integrated WDM SiPhotonic Transceiver for Chiplet Optical I/O.....	277
<i>Qianli Ma, Ang Li, Yongliang Xiong, Yingjie Ma, Haoran Yin, Han Liu, Minye Zhu, Menghan Yang, Ye Jin, Daofa Wang, Peng Wang, Yang Qu, Yujun Xie, Guike Li, Liyuan Liu, Nan Qi, Ming Li</i>	
A 56Gbps ADC/DAC-Based Jitter-Robust Multicarrier Transceiver with RX MIMO-DSP for > 40dB Loss Channel	280
<i>Srujan Kumar Kaile, Julian Camilo Gomez Diaz, Yuanming Zhu, Il-Min Yi, Sebastian Hoyos, Samuel Palermo</i>	
A Reduced Complexity MLSD-Based Adaptive Duo-PAM4 Detector in 28-Nm CMOS for 56-Gb/s Wireline Receiver	283
<i>Chaolong Xu, Fangxu Lv, Mingche Lai, Zhang Luo, Xingyun Qi, Jiaqing Xu, Qiang Wang, Liquan Xiao, Cewen Liu, Hua Xu</i>	
A 39-Gb/s PAM-3 Transmitter and ADC-Based Receiver Chipset in CMOS Technologies	286
<i>Yen-Po Lin, Chun-Chang Lu, Mei-Hsuan Lu, Yueh-Cheng Tsai, Ping-Hsuan Hsieh, Pen-Jui Peng</i>	
A Compact Low-Power 16b SAR ADC Using Reservoir-Charge-Redistributed DAC and Configurable Floating-Inverter-Based Comparator.....	289
<i>Chenxi Yuan, Xianghui Pan, Zihao Zheng, Yan Song, R. P. Martins, Yan Zhu, Chi-Hang Chan</i>	
A 5 $\times$ OSR 1MHz-BW 81dB-SNDR 5 th -Order Noise-Shaping SAR ADC with Zero-Optimized 3 rd -Order Integrator	292
<i>Lizhen Zhang, Bo Gao, Kun-Woo Park, Hyeongjin Kim, Kent Edrian Lozada, Ye-Dam Kim, Jianhui Wu, Seung-Tak Ryu</i>	

A 6.1fJ/Conv-Step 0.0017mm ² Level Crossing ADC for Compressive Neural Sensing with Event-Driven Ramp Generation and Sparse DAC Switching Scheme	295
<i>Stan Van Der Ven, Yuming He, Martijn Timmermans, Hua-Peng Liaw, Pieter Harpe, Roland Van Wegberg, Eugenio Cantatore, Yao-Hong Liu</i>	
A 10kHz-BW 24.9μW 90.1dB SNDR Noise-Shaping SAR ADC with Complementary Parametric Amplifiers.....	298
<i>Yifan Chen, Lei Qian, Yifan Zhao, Wei Chen, Liang Qi, Yongfu Li, Yan Liu</i>	
A 32×32 SPAD LiDAR Sensor with In-Pixel Spatial-Temporal Coincidence and Per-SPAD Pulse Delay for Resolution-Lossless Imaging.....	301
<i>Bu Chen, Zhangcheng Huang, Jingyi Wang, Hongyang Shang, Hankun Lv, Qi Liu, Ming Liu</i>	
A 64-Channel SPAD-Based LiDAR Sensor with Compact Coincidence Detection Circuit and Inter-Frame Correlation-Based Nonlinear Partial Histogram Builder.....	304
<i>Jin Hu, Dong Li, Xiayu Wang, Rui Ma, Yang Liu, Zhangming Zhu</i>	
A TFT-Based Flexible PPG Acquisition Circuit in a 3-μm LTPS Process for Packaging-Free Smart Ring Applications	307
<i>Hanbo Zhang, Yuqing Lou, Yang Bo, Zhouchen Ma, Hao Wu, Liang Qi, Yongfu Li, Xiaojun Guo, Guoxing Wang, Jian Zhao</i>	
A nMOS-Only Pulse-Width Modulation CMOS Imager with Body Effect Mitigation Using Differential Comparison Technique.....	310
<i>Yu-Tang Shen, John Carl Joel Salao Marquez, Chih-Cheng Hsieh</i>	
DPe-CIM: A 4T1C Dual-Port eDRAM Compute-In-Memory for Simultaneous Computing and Refresh with Adaptive Refresh and Data Conversion Reduction Scheme	313
<i>Dohan Kim, Minyoung Jo, Gi-Seok Kim, Dong-Gyun Ha, Ung-Bin Oh, Seong-Ook Jung</i>	
A 273.48 TOPS/W and 1.58 Mb/mm ² Analog-Digital Hybrid CIM Processor with Transpose Ternary-EDRAM Bitcell	316
<i>Hoichang Jeong, Seungbin Kim, Jeongmin Shin, Keonhee Park, Kyuho Jason Lee</i>	
A 28nm 166.9 TOPS/W X Mb/mm ² DRAM-Free QLC Compute-In-ROM Macro Supporting High Task-Level Inference Energy Efficiency for Tiny AI Edge Devices	319
<i>Ling-An Cheong, Chen Wang, Mufeng Zhou, Tianyu Liao, Mingyen Lee, Yue Ke, Wenjun Tang, Yiming Chen, Xirui Du, Yongpan Liu, Huazhong Yang, Xueqing Li</i>	
A 639.38GOPS Hybrid-Domain Logic-Compatible Multi-Level Embedded Flash Computing-In-Memory Macro with Spike-Edge Computation.....	322
<i>Jiho Chun, Edward Choi, Byeongseon Choi, Donghyeon Yi, Sohmyung Ha, Ik-Joon Chang, Minkyu Je</i>	
A 45-Fs _{rms} Accumulated Jitter PLL Using Advanced Design Techniques for PCIe Gen6 Reference Clock Generation in 2 nm MBCFET Technology	325
<i>Subhadeep Datta, Arnab Banerjee, Ayush Tripathi, Dongmin Kang, Leesunghyuck, Hasung Lim, Wonsik Yu, Kgi Vishnu, Chanyoung Jeong, Sumanth Chakkirala, Avneesh Singh Verma, Sachin Kashyap, Eg Jeevarathinam, Sunil Kumar Pandey, Jongjae Ryu, Sanjeeb Kumar Ghosh</i>	

A 2.8-To-7.2GT/s DDR5 Registering Clock Driver IC with Parallel-Data Timing and Pin-To-Pin Skew Calibration for a Dual In-Line Memory Module	328
<i>Joomyoung Kim, Jaehong Jung, Kwangmin Lim, Barosaim Sung, Jaekwon Kim, Baekmin Lim, Tae-Gun Noh, Jaehoon Lee, Hyun-Gi Seok, Youngsea Cho, Gyusik Kim, Takahiro Nomiyama, Sunhye Kang, Yeongcheol Jeong, Sanguk Cho, Gyumin Kim, Do-Hyun Oh, Jaenam Kim, Yong Lim, Seungjin Kim, Seunghyun Oh, Jongwoo Lee</i>	
A 10.5 Gbps 0.55 pJ/bit PAM-3 Transceiver Using a Self-Driven Dual TIA Receiver and Floating Impedance Matching for Parallel On-Chip Transmission Lines.....	331
<i>Donghyun Yoon, Junsen He, Kwang-Hyun Baek, Youngdon Choi, Junghwan Choi, Tony Tae-Hyoung Kim</i>	
SRAM Physically Unclonable Function Extracting Static Entropy from Every Bitcell Transistor for 6 Bit/Bitcell and Data Fingerprinting Capability for Provenance Assurance	334
<i>Tianqi Wang, Joydeep Basu, Viveka Konandur Rajanna, Massimo Alioto</i>	
Compact Hybrid Strong SOIPUF Exploiting Secret Key Generation and Dual-Edge Response Extraction for Enhanced Modeling Attack Resistance	337
<i>Litao Zhang, Chongyao Xu, Man Kay Law</i>	
A 5.76 Gb/s 79.7 pJ/b 128×32 Massive Deep-Learning Uplink MIMO Detector in 28nm CMOS Technology	340
<i>Sangbu Yun, Youngjoo Lee</i>	
A 6.4Gb/s/pin HBM3 Digital PHY with Low-Power, Area-Efficient Techniques for Chiplet-Based AI Processors in 12-Nm CMOS	342
<i>Jaewoong Choi, Yi-Gyeong Kim, Juyeob Kim, Jaehoon Chung, Young-Deuk Jeon, Min-Hyung Cho, Sujin Park, Jinho Han</i>	
A Single-Ended Offset-Compensating Bit-Line Sense-Amplifier with Ground Precharge and Charge Transfer Pre Sensing for Sub-1V DRAM.....	345
<i>Changyoung Lee, Youngseok Park, Hyunchul Yoon, Seryeong Yoon, Donggeon Kim, Bokyeon Won, Junhwa Song, Injae Bae, Jae-Joon Song, Kyuchang Kang, Jaehyuk Kim, Kyungrak Cho, Incheol Nam, Jungdon Ihm, Younghun Seo, Changsik Yoo, Sangjun Hwang</i>	
A 1.06V 5Gb/s/pin 16Gb LPDDR4x DRAM Adopting Sense Amplifier with AC-Coupled Equalizer, Stacked Output Driver, and Clock MUX with Inverter-Based Transmission Gate for Mobile and Automotive Application	348
<i>Young-Gil Go, Hyun-A Ahn, Yoo-Chang Sung, Myung-Hun Jung, Ji-Geon Yeom, Hun-Dae Choi, Janghoo Kim, Hyunjin Ko, Miyoung Woo, Seong-O Huh, Seung-Jun Bae, Tae-Young Oh</i>	
An Area-Efficient PVT-Dependent Adaptive Assist Termination Technique with SNM Detector for High Density SRAM	351
<i>Shunya Nagata, Daiki Kitagata, Kouji Satou, Daisuke Nakamura, Koji Tanaka, Miki Tanaka, Haruyuki Okuda, Kenichiro Takiguchi</i>	
A 4-Nm 9.6-Gb/s/pin LPDDR5X PHY with Adaptive Driver Strength Control and Fast Periodic Training for Full DVFS DRAM	354
<i>Yoonjae Choi, Jaegeun Song, Daero Kim, Myunggon Kim, Jiyeon Park, Jinho Choi, Changki Kwon, Minho Seo, Jihun Oh, Shinyoung Yi, Billy Koo, Kwanyeob Chae, Jongshin Shin</i>	
22-Nm Data Backup SRAM Using 3.3V IO MOSs with Ultralow-Voltage-Drop Erasure Technique for Secure IoT Applications.....	357
<i>Daiki Kitagata, Shunya Nagata, Kouji Satou, Daisuke Nakamura, Koji Tanaka, Miki Tanaka</i>	

A 0.6V Fully-Integrated BLE Transmitter in 65nm CMOS Using a Common-Mode-Ripple-Cancelled Hybrid PLL and a Duty-Cycle-Controlled Class-E/F ₂ PA Achieving 25% System Efficiency at 0dBm.....	360
<i>Liqun Feng, Qianxian Liao, Longhao Kuang, Jiahao Zhao, Woogeun Rhee, Zhihua Wang</i>	
A 24% Efficient, 15.36 dBm Output Power, Multi-Standard Digital Polar Transmitter with 7-Bit Phase Interpolator-Based BFSK Modulator and 23 dB Sidelobe Suppressed PA for Low-Power Wide Area Networks	363
<i>Hafiz Usman Mahmood, Keun-Mok Kim, Dinh Thinh Tran, Jinglong Xu, Abdul Qahir, Jinho Ko, Jusung Kim, Sang-Gug Lee, Kyung-Sik Choi</i>	
A Fully Integrated 400MHz Band Transceiver with a 96Mbps 16QAM Transmitter and a Phase Tracking Receiver in 40-Nm CMOS	366
<i>Heng Huang, Xiliang Liu, Zijian Tang, Wei Song, Yuan Ma, Ruixuan Pei, Yuwei Zhang, Xiaoyan Ma, Milin Zhang, Jintao Wang, Kai Lu, Zhihua Wang, Guolin Li</i>	
An Energy-Efficient Composite Phase Shift 16-QAM Frequency Multiplying TX Achieving a 3.4% EVM in 65nm CMOS.....	369
<i>Kaiyuan Luo, Wending Ding, Chung-Ching Lin, Huan Hu</i>	
A 24.25–29.5-GHz Transmitter with Built-In Automatic Calibration of LO Feedthrough and I/Q Imbalance in 65-Nm CMOS.....	372
<i>Hengzhi Wan, Pengfei Diao, Chenyu Xu, Enqi Zheng, Dixian Zhao</i>	

Author Index