

# **2024 International Workshop on Rapid System Prototyping (RSP 2024)**

**Raleigh, North Carolina, USA  
3 October 2024**



**IEEE Catalog Number: CFP24047-POD  
ISBN: 979-8-3315-1954-4**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24047-POD
ISBN (Print-On-Demand):	979-8-3315-1954-4
ISBN (Online):	979-8-3315-1953-7
ISSN:	2150-5500

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

---

<b>Session 1 – Crypto – Session Chair: Tobias Strauch, R&amp;D, EDaptix e.K.</b>	
Decoding Attack Behaviors by Analyzing Patterns in Instruction-Based Attacks using gem5 .....	1
<i>Muhammad Awais, Maria Mushtaq, Lirida Naviner, Florent Bruguier, Jawad Haj Yahya and Pascal Benoit</i>	
Temporal Staging for Correct-by-Construction Cryptographic Hardware .....	7
<i>Yakir Forman and William Harrison</i>	
<hr/>	
<b>Session 2 – Hardware – Session Chair: Kenneth Kent, University of New Brunswick</b>	
Invited paper: Circuit Partitioning with Reinforcement Learning and Edge-Based Initialization .....	14
<i>Ka Chuen Cheng, Umair F. Siddiqi, Gary Grewal, and Shawki M. Areibi</i>	
Advancing Formal Verification: Fine-Tuning LLMs for Translating Natural Language Requirements to CTL Specifications .....	21
<i>Rim Zrelli, Henrique Amaral Misson, Maroua Ben Attia, Felipe Gohring de Magalhaes, Abdo Shabah and Gabriela Nicolescu</i>	
Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification .....	28
<i>Tobias Strauch</i>	
Cost-Effective Cyber-Physical System Prototype for Precision Agriculture with a Focus on Crop Growth .....	35
<i>Pawan Kumar and Hokeun Kim</i>	
<hr/>	
<b>Session 3 – Synthesis Flow and Performance Evaluation – Session Chair: Felipe Gohring de Magalhaes, Polytechnique Montreal</b>	
Non-interfering On-line and In-field SoC Testing .....	42
<i>Tobias Strauch</i>	
Page size exploration for RISC-V systems: the case for HPC .....	49
<i>Eduardo Tomasi Ribeiro, César Fuguet, Christian Fabre and Frédéric Pétrot</i>	
Enhancing the VTR Flow: Integration of ABC9 via Yosys for Better Technology Mapping and Optimization .	56
<i>Navid Jafarof and Kenneth Kent</i>	