Neural Model Checking

Mirco Giacobbe*
University of Birmingham, UK

Daniel Kroening* Amazon Web Services, USA

Abhinandan Pal* University of Birmingham, UK Michael Tautschnig* Amazon Web Services, USA and Queen Mary University of London, UK

Abstract

We introduce a machine learning approach to model checking temporal logic, with application to formal hardware verification. Model checking answers the question of whether every execution of a given system satisfies a desired temporal logic specification. Unlike testing, model checking provides formal guarantees. Its application is expected standard in silicon design and the EDA industry has invested decades into the development of performant symbolic model checking algorithms. Our new approach combines machine learning and symbolic reasoning by using neural networks as formal proof certificates for linear temporal logic. We train our neural certificates from randomly generated executions of the system and we then symbolically check their validity using satisfiability solving which, upon the affirmative answer, establishes that the system provably satisfies the specification. We leverage the expressive power of neural networks to represent proof certificates as well as the fact that checking a certificate is much simpler than finding one. As a result, our machine learning procedure for model checking is entirely unsupervised, formally sound, and practically effective. We experimentally demonstrate that our method outperforms the state-of-the-art academic and commercial model checkers on a set of standard hardware designs written in SystemVerilog.

1 Introduction

Electronic design is complex and prone to error. Hardware bugs are permanent after production and as such can irremediably affect the correctness of software—which runs on hardware—and can compromise the safety of cyber-physical systems—which embed hardware. Correctness assurance is core to the engineering of digital circuitry, with the median FPGA and IC/ASIC projects spending respectively 40 % and 60 % of time in verification [48]. Verification approaches based on directed or constrained random testing are easy to set up but are inherently non-exhaustive [89, 91]. Testing cannot show the absence of bugs which, for systems the safety of which is critical, can have serious consequences; notably, over 40 % of hardware development projects must satisfy at least one functional safety standard [48]. In contrast to testing, *model checking* a design against a formal specification of correctness answers the question of whether the design satisfies the specification with mathematical certainty, for every possible execution of the system [9, 13, 35].

The EDA industry has heavily invested in software tools for symbolic model checking. Early symbolic model checking algorithms utilise fixed-point computations with binary decision diagrams (BDDs) [7], where each node specifies the Boolean assignment for a circuit's flip-flop or input bit [26, 45]. BDDs struggle to scale when applied to complex arithmetic data paths, prompting a shift towards iterative approximation of fixed points using propositional satisfiability (SAT) solving [16, 17, 33], which

38th Conference on Neural Information Processing Systems (NeurIPS 2024).

^{*}The authors are listed alphabetically.

is now the state-of-the-art technique. Both BDD and SAT-based model checking, despite extensive research, remain computationally demanding; even small circuit modules can require days to verify or may not complete at all. Consequently, verification engineers often limit state space exploration to a bounded time horizon through bounded model checking, sacrificing global correctness over the unbounded time domain.

We present a machine learning approach to hardware model checking that leverages neural networks to represent proof certificates for the compliance of a given hardware design with a given linear temporal logic (LTL) specification [82]. Our approach avoids fixed-point algorithms entirely, capitalises on the efficient word-level reasoning of satisfiability solvers, and delivers a formal guarantee over an unbounded time horizon. Given a hardware design and an LTL specification Φ , we train a word-level neural certificate for the compliance of the design with the specification from test executions, which we then check using a satisfiability solver. We leverage the observation that checking a proof certificate is much simpler than solving the model checking problem directly, and that neural networks are an effective representation of proof certificates for the correctness of systems [28, 50]. We ultimately obtain a machine learning procedure for hardware model checking that is entirely unsupervised, formally sound and, as our experiments show, very effective in practice.

Our learn-and-check procedure begins by generating a synthetic dataset through random executions of the system alongside a Büchi automaton that identifies counterexamples to Φ . We then train a *neural ranking function* designed to strictly decrease whenever the automaton encounters an accepting state and remain stable on non-accepting states. After training, we formally check that the ranking function generalises to all possible executions. We frame the check as a cost-effective one-step bounded model checking problem involving the system, the automaton, and the quantised neural ranking function, which we delegate to a satisfiability solver. As the ranking function cannot decrease indefinitely, this confirms that the automaton cannot accept any system execution, effectively proving that such executions are impossible. Hence, if the solver concludes that no counterexample exists, it demonstrates that no execution satisfies $\neg \Phi$, thereby affirming that the system satisfies Φ [37, 95].

We have built a prototype that integrates PyTorch, the bounded model checker EBMC, the LTL-to-automata translator Spot, the SystemVerilog simulator Verilator, and the satisfiability solver Bitwuzla [44, 76, 80, 88]. We have assessed the effectiveness of our method across 194 standard hardware model checking problems written in SystemVerilog and compared our results with the state-of-the-art academic hardware model checkers ABC and nuXmv [24, 27], and two commercial counterparts. For any given time budget of less than 5 hours, our method completes on average $60\,\%$ more tasks than ABC, $34\,\%$ more tasks than nuXmv, and $11\,\%$ more tasks than the leading commercial model checker. Our method is faster than the academic tools on $67\,\%$ of the tasks, $10\,\text{X}$ faster on $34\,\%$, and $100\,\text{X}$ faster on $4\,\%$; when considering the leading commercial tool, our method is faster on $75\,\%$, $10\,\text{X}$ faster on $29\,\%$, and $100\,\text{X}$ faster on $2\,\%$ of them. Overall, with a straightforward implementation, our method outperforms mature academic and commercial model checkers.

Our contribution is threefold. We present for the first time a hardware model checking approach based on neural certificates. We extend neural ranking functions, previously introduced for the termination analysis of software, to LTL model checking and the verification of reactive systems. We have built a prototype and experimentally demonstrated that our approach compares favourably with the leading academic and commercial hardware model checkers. Our technology delivers formal guarantees of correctness and positively contributes to the safety assurance of systems.

2 Automata-theoretic Linear Temporal Logic Model Checking

An LTL model checking problem consists of a model \mathcal{M} that describes a system design and an LTL formula Φ that describes the desired temporal behaviour of the system [52, 82]. The problem is to decide whether all traces of \mathcal{M} satisfy Φ .

Our formal model \mathcal{M} of a hardware design consists of a finite set of bit-vector-typed variables $X_{\mathcal{M}}$ with fixed bit-width and domain of assignments S, partitioned into input variables $\operatorname{inp} X_{\mathcal{M}} \subseteq X_{\mathcal{M}}$ and state-holding register variables $\operatorname{reg} X_{\mathcal{M}} \subseteq X_{\mathcal{M}}$; we interpret primed variables $X'_{\mathcal{M}}$ as the value of $X_{\mathcal{M}}$ after one clock cycle. Then, a sequential update relation $\operatorname{Update}_{\mathcal{M}}$ relates $X_{\mathcal{M}}$ and $\operatorname{reg} X'_{\mathcal{M}}$ and computes the next-state valuation of the registers from the current-state valuation of all variables; we interpret $\operatorname{Update}_{\mathcal{M}}$ as a first-order logic formula encoding this relation. A state $s \in S$ is a valuation for the variables $X_{\mathcal{M}}$. We denote as $\operatorname{reg} s$, $\operatorname{inp} s$, ... the restriction of s to the respective




Figure 1: Automata-theoretic neural model checking via fair termination

class of variables. For two states s and s', the state s' is a successor of s, which we write as $s \to_{\mathcal{M}} s'$, if $\operatorname{Update}_{\mathcal{M}}(s, \operatorname{reg} s')$ evaluates to true. We call $\to_{\mathcal{M}}$ the transition relation of \mathcal{M} and say that an infinite sequence of states $\bar{s}_0, \bar{s}_1, \bar{s}_2, \ldots$ is an execution of \mathcal{M} if $\bar{s}_i \to_{\mathcal{M}} \bar{s}_{i+1}$ for all $i \geq 0$; we say that an execution is initialised in $s_0 \in S$ when $\bar{s}_0 = s_0$.

We specify the intended behaviour of systems in LTL, which is the foundation of SystemVerilog Assertions. LTL extends propositional logic with temporal modalities X, G, F, and U. The modality X Φ_1 indicates that Φ_1 holds immediately after one step in the future, G Φ_1 indicates that Φ_1 holds at all times in the future, F Φ_1 indicates that Φ_1 holds at some time in the future, and Φ_1 U Φ_2 indicates that Φ_1 holds at all times until Φ_2 holds at some time in the future. We refer the reader to the literature for the formal syntax and semantics of LTL [82]. The atomic propositions of the LTL formulae we consider are Boolean variables of \mathcal{M} , which we call the observables obs $X_{\mathcal{M}} \subseteq X_{\mathcal{M}}$ of \mathcal{M} . We note that any first-order predicate over $X_{\mathcal{M}}$ can be bound to a Boolean observable using combinational logic (cf. Figure 4, where observable ful corresponds to predicate cnt == 7).

We call a trace of \mathcal{M} a sequence obs \bar{s}_0 , obs \bar{s}_1 , obs \bar{s}_2 ,... where $\bar{s}_0, \bar{s}_1, \bar{s}_2$,... is an execution of \mathcal{M} . We define the language $L_{\mathcal{M}}$ of \mathcal{M} as the maximal set of traces of \mathcal{M} . Every LTL formula Φ is interpreted over traces and as such defines the language L_{Φ} of traces that satisfy Φ . The model checking problem corresponds to deciding the language inclusion question $L_{\mathcal{M}} \subseteq L_{\Phi}$.

As is standard in automata-theoretic model checking, we rely on the result that every LTL formula admits a non-deterministic Büchi automaton that recognises the same language [95, 96]. A non-deterministic Büchi automaton $\mathcal A$ consists of a finite set of states Q, an initial start state $q_0 \in Q$, an input domain Σ (also called alphabet), a transition relation $\delta \subseteq Q \times \Sigma \times Q$, and a set of fair states $F \subseteq Q$. One can interpret an automaton $\mathcal A$ as a hardware design with one register variable reg $X_{\mathcal A} = \{q\}$ having domain Q, input and observable variables inp $X_{\mathcal A} = \operatorname{obs} X_{\mathcal A}$ having domain Σ , and sequential update relation $\operatorname{Update}_{\mathcal A}(\sigma,q,q') \equiv (q,\sigma,q') \in \delta$ governing the automaton state transitions. We say that an execution of $\mathcal A$ is fair (also said to be an accepting execution) if it visits fair states infinitely often. We define the fair language $L_{\mathcal A}^f$ of $\mathcal A$ as the maximal set of traces corresponding to fair executions initialised in q_0 . Given any LTL formula Φ , there are translation algorithms and tools to construct non-deterministic Büchi automata $\mathcal A_{\Phi}$ such that $L_{\mathcal A_{\Phi}}^f = L_{\Phi}$ [44, 58].

The standard approach to answer the language inclusion question $L_{\mathcal{M}}\subseteq L_{\Phi}$ is to answer the dual language emptiness question $L_{\mathcal{M}}\cap L_{\neg\Phi}=\emptyset$ [13, 35]. For this purpose, we first construct a non-deterministic Büchi automaton $\mathcal{A}_{\neg\Phi}$ for the complement specification $\neg\Phi$ where $\operatorname{inp} X_{\mathcal{A}_{\neg\Phi}}=\operatorname{obs} X_{\mathcal{M}}$, then we reason over the synchronous composition (over a shared clock) of \mathcal{M} and $\mathcal{A}_{\neg\Phi}$ as illustrated in Figure 1a. We direct the reader to the relevant literature for general definitions of system composition [10]. In this context, the synchronous composition results in the system $\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}$ with input variables $\operatorname{inp} X_{\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}}=\operatorname{inp} X_{\mathcal{M}}$, register variables $\operatorname{reg} X_{\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}}=\operatorname{reg} X_{\mathcal{M}}\cup\{\mathbf{q}\}$, observable variables $\operatorname{obs} X_{\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}}=\operatorname{obs} X_{\mathcal{M}}$, and sequential update relation $\operatorname{Update}_{\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}}(s,q,r',q')=\operatorname{Update}_{\mathcal{M}}(s,r')\wedge\operatorname{Update}_{\mathcal{A}_{\neg\Phi}}(\operatorname{obs} s,q,q')$. We extend the fair states of $\mathcal{A}_{\neg\Phi}$ to $\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}$, i.e., we define them as $\{(s,q)\mid s\in S, q\in F\}$, and as a result we have that $L^f_{\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}}=L_{\mathcal{M}}\cap L^f_{\mathcal{A}_{\neg\Phi}}=L_{\mathcal{M}}\cap L_{\neg\Phi}$. This reduces our language emptiness question to the equivalent fair emptiness problem $L^f_{\mathcal{M}\parallel\mathcal{A}_{\neg\Phi}}=\emptyset$.




Figure 2: Learn-and-check workflow for provably sound neural ranking function learning

The fair emptiness problem amounts to showing that all executions of $\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}$ are unfair, and we do so by presenting a ranking function that witnesses fair termination [51, 67]. A ranking function for fair termination is a map $V \colon \operatorname{reg} S \times Q \to R$ where (R, \prec) defines a well-founded relation and, for all system and automaton states $s, s' \in S, q, q' \in Q$, the following two conditions hold true:

$$(s,q) \to_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s',q') \implies V(\operatorname{reg} s,q) \succeq V(\operatorname{reg} s',q')$$
 (1)

$$(s, q) \to_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s', q') \land q \in F \implies V(\operatorname{reg} s, q) \succ V(\operatorname{reg} s', q')$$
 (2)

A ranking function V strictly decreases every time a transition from a fair state is taken, and never increases in any other case. Since every strictly decreasing sequence must be bounded from below (well-foundedness), every fair state can be visited at most finitely many times; the intuition is presented in Figure 1b, where $\mathbf{1}_F(q)$ denotes the indicator function of F, returning 1 if $q \in F$ and 0 otherwise. The existence of a valid ranking function represented in some form establishes that every execution of $\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}$ is necessarily unfair [95]. In this work, we represent ranking functions as neural networks, the parameters of which we train from generated sample executions.

3 Neural Ranking Functions for Fair Termination

We approach the problem of computing a ranking function for fair termination by training a neural network $\bar{V} \colon \mathbb{R}^n \times \Theta \to \mathbb{R}$, with n input neurons where $n = |\operatorname{reg} X_{\mathcal{M}}|$ is the number of register variables of the system, one output neuron, and with a space of learnable parameters Θ for its weights and biases. We associate a distinct trainable parameter $\theta_q \in \Theta$ to each state $q \in Q$ of the Büchi automaton. We train these parameters on sampled executions of $\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}$ to ultimately represent a ranking function as a neural network $V(r,q) \equiv \bar{V}(r;\theta_q)$, which we call a neural ranking function. This scheme is illustrated in Figure 1, where we denote the set of all parameters by the unindexed θ .

We define our training objective as fulfilling conditions (1) and (2) on our synthetic dataset of sampled executions which, by analogy with reinforcement learning, can be viewed as a special case of episodes [53, 55]. Subsequently, we verify the conditions symbolically over the full state space $S \times Q$ using satisfiability solving modulo theories (SMT) [14, 60], to confirm the validity of our neural ranking function or obtain a counterexample for re-training. Overall, our approach combines learning and SMT-based checking for both efficacy and formal soundness, as illustrated in Figure 2.

For a system \mathcal{M} and a specification Φ , we train the parameters θ of a neural network V from a sample dataset $D \subset \operatorname{reg} S \times Q \times \operatorname{reg} S \times Q$ of subsequent transition pairs, which we construct from random executions of the synchronous composition $\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}$. Each execution $(\bar{s}_0, \bar{q}_0), (\bar{s}_1, \bar{q}_1), \dots, (\bar{s}_k, \bar{q}_k)$ initiates from a random system and automaton state pair and is then simulated over a finite number of steps; the inputs to \mathcal{M} and the non-deterministic choices in $\mathcal{A}_{\neg \Phi}$ are resolved randomly. Our dataset D is constructed as the set of all quadruples $(\operatorname{reg} \bar{s}_i, \bar{q}_i, \operatorname{reg} \bar{s}_{i+1}, \bar{q}_{i+1})$ for $i = 0, \dots, k-1$ from all sampled executions, capturing consecutive state pairs along each execution; notably, the order in which quadruples are stored in D is immaterial for our purpose, as our method reasons and trains locally on each transition pair regardless of their order of appearance along any execution.

We train the parameters of our neural network \bar{V} to satisfy the ranking function conditions (1) and (2) over D. For each quadruple $(r, q, r', q') \in D$, this amounts to minimising the following loss function:

$$\mathcal{L}_{\text{Rank}}(\boldsymbol{r}, \boldsymbol{q}, \boldsymbol{r}', \boldsymbol{q}'; \theta) = \text{ReLU}(\bar{V}(\boldsymbol{r}'; \theta_{\boldsymbol{q}'}) - \bar{V}(\boldsymbol{r}; \theta_{\boldsymbol{q}}) + \epsilon \cdot \mathbf{1}_F(\boldsymbol{q})). \tag{3}$$

where $\epsilon>0$ is a hyper-parameter that denotes the margin for the decrease condition. When $\mathcal{L}_{\text{Rank}}$ takes its minimum value—which is zero—then the following two cases are satisfied: if $q\not\in F$, then \bar{V} does not increase along the given transition, i.e., $\bar{V}(r;\theta_q)\geq \bar{V}(r';\theta_{q'})$, which corresponds to satisfy condition (1); if otherwise $q\in F$, then \bar{V} decreases by at least the margin $\epsilon>0$ along the given transition, i.e., $\bar{V}(r;\theta_q)\geq \bar{V}(r';\theta_{q'})+\epsilon$, which corresponds to satisfy condition (2).




Figure 3: Neural ranking function architecture

Overall, our learning phase ensures that the total loss function $\mathcal{L}(D;\theta)$ below takes value zero:

$$\mathcal{L}(D;\theta) = \mathbb{E}_{(\boldsymbol{r},\boldsymbol{q},\boldsymbol{r}',\boldsymbol{q}')\in D}[\mathcal{L}_{\text{Rank}}(\boldsymbol{r},\boldsymbol{q},\boldsymbol{r}',\boldsymbol{q}';\theta)] \tag{4}$$

Unlike many other machine learning applications, for our purpose it is essential to attain the global minimum; if this fails, there are counterexamples to \bar{V} being a ranking function in the dataset D itself. To facilitate the optimisation process, we train the parameters associated to each automaton state independently, one after the other, as opposed to training all parameters at once. Iteratively, we select one automaton state $q \in Q$ and optimise only $\theta_q \in \Theta$ for a number of steps, while keeping all other parameters $\theta_{q'} \in \Theta$ fixed to their current value, for all $q' \neq q$. We repeat the process over each automaton state, possibly iterating over the entire set of automaton states Q multiple times, until the total loss $\mathcal{L}(D;\theta)$ takes value zero.

Our neural network \bar{V} follows a feed-forward architecture as depicted in Figure 3: for a given automaton state $q \in Q$ and associated parameter θ_q , it takes an n-dimensional input $r \in \mathbb{R}^n$ where each input neuron corresponds to the value of a register variable in $\operatorname{reg} X_{\mathcal{M}}$, and produces one output for the corresponding ranking value $\bar{V}(r;\theta_q)$. Our architecture consists of a normalisation layer, followed by an element-wise multiplication layer, in turn followed by a multi-layer perceptron with clamped ReLU activation functions. The first layer applies a scaling factor to each input neuron independently to ensure consistent value ranges across inputs, implemented via element-wise multiplication with a constant vector of scaling coefficients derived from the dataset D before training; this integrates data normalisation into the network, enables \bar{V} to use raw data from \mathcal{M} and simplifies the symbolic encoding of the normalisation operation during the verification phase. The second layer applies a trainable scaling factor to each individual neuron and is implemented via element-wise multiplication with a n-dimensional vector with trainable coefficients. Finally, this is followed by a fully connected multi-layer perceptron with trainable weights and biases, with the activation function defined as the element-wise application of Clamp(x; u) = max(0, min(x, u)); the upper bound u and the depth and width of the hidden layers of the multi-layer perceptron component are hyper-parameters chosen to optimise training and verification performance.

Attaining zero total loss $\mathcal{L}(D;\theta)$ guarantees that our neural ranking function candidate \bar{V} satisfies the ranking criteria for fair termination over the dataset D but not necessarily over the entire transition relation $\to_{\mathcal{M}\parallel\mathcal{A}_{\to\Phi}}$, as required to fulfil conditions (1) and (2) and consequently to answer our model checking question (cf. Section 2). To formally check whether the ranking criteria are satisfied over the entire transition relation, we couple our learning procedure with a sound decision procedure that verifies their validity, as illustrated in Figure 2.

We check the validity of our candidate ranking neural network using satisfiability modulo the theory of bit-vectors. While the sequential update relation Update $_{\mathcal{M}\parallel\mathcal{A}_{-\Phi}}$ is natively expressed over the theory of bit-vectors, the formal semantics of the neural network \bar{V} is defined on the reals. Hence, encoding \bar{V} and Update $_{\mathcal{M}\parallel\mathcal{A}_{-\Phi}}$ within the same query would result in a combination of real and bit-vector theories, which is supported in modern SMT solvers but often leads to sub-optimal performance [60]. Therefore, to leverage the efficacy of specialised solvers for the theory of bit-vectors [80], we quantise our neural network using a standard approach for this purpose [57]; this converts all arithmetic operations within the neural networks into fixed-point arithmetic, which are implemented using integer arithmetic only. We quantise our parameters to their respective integer representation $\tilde{\theta} \approx 2^f \cdot \theta$, where f is a hyper-parameter for the number of fractional digits in fixed-point representation, and we replace linear layers and activation functions by their quantised counterpart; readers may consult the relevant literature for more detailed information on neural




Figure 4: Illustrative hardware design, Büchi automaton, and respective ranking function

network quantisation [49, 57]. This results in a quantised neural network $\tilde{V}: \mathbb{Z}^n \times \tilde{\Theta} \to \mathbb{Z}$ that approximates our trained network $\tilde{V} \approx 2^f \cdot \bar{V}$, where $\tilde{\Theta}$ denotes the space of integer parameters. fractional digits introduced by the linear layers [49, 57]. We consider the quantised network \tilde{V} as our candidate proof certificate for fair termination.

We reduce the validity query—whether our quantised neural network \tilde{V} satisfies the ranking criteria for fair termination (1) and (2) over the entire transition relation of $\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}$ —to the dual satisfiability query for the existence of a counterexample to the criteria. Specifically, we delegate to an off-the-shelf SMT solver the task of computing a satisfying assignment $s \in S, r' \in \operatorname{reg} S$ for which the following quantifier-free first-order logic formula is satisfied:

$$\bigvee_{q,q' \in Q} \text{Update}_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}}(s,q,r',q') \wedge \tilde{V}(\text{reg } s; \tilde{\boldsymbol{\theta}}_q) - \mathbf{1}_F(q) < \tilde{V}(r'; \tilde{\boldsymbol{\theta}}_{q'})$$
 (5)

where $\tilde{\theta}$ is the (constant) parameter resulting from training and quantisation. We encode the quantised neural network \tilde{V} using a standard translation into first-order logic over the theory of bit-vectors [49], supplementing it with specialised rewriting rules to enhance the solver's performance, as detailed in Appendix A. We additionally note that \tilde{V} is guaranteed to be bounded from below as S is finite, albeit potentially very large, i.e., exponential in the combined bit-width of $X_{\mathcal{M}}$.

If the solver finds a satisfying assignment, then the assignment represents a transition of \mathcal{M} that refutes the validity of \tilde{V} ; in this case, we extend it to a respective transition in $\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}$, we add it to our dataset D and repeat training and verification in a loop. Conversely, if the solver determines that formula (5) is unsatisfiable, then our procedure concludes that \tilde{V} is formally a valid neural ranking function and, consequently, system \mathcal{M} satisfies specification Φ .

We note that LTL model checking of hardware designs is decidable and PSPACE-complete [9, 13, 35]. While it is theoretically possible for our approach to achieve completeness when a ranking function exists by enumerating all transitions and employing a sufficiently large neural network as a lookup table over the entire state space, this is impractical for all but toy cases. In this work, we employ tiny neural networks and incomplete but practically effective gradient descent algorithms to train neural ranking functions. We experimentally demonstrate on a large set of formal hardware verification benchmarks that this solution is very effective in practice.

4 Illustrative Example

Modern hardware designs frequently incorporate word-level arithmetic operations, the simplest of which being counter increments/decrements, which are a staple in hardware engineering [71, 98]. One such example is illustrated as part of the SystemVerilog module in Figure 4. This represents a simplified buffer controller that counts the number of packets stored in the buffer and indicates when the buffer is full or empty with the ful and emp signals, respectively. This specific controller internally coordinates read-and-write operations through the rw signal: iteratively, the system signals rw = 1 until the buffer is full and then rw = 0 until the buffer is empty.

The design satisfies the property that both our observables ful and emp are true infinitely often, captured by the LTL formula $\Phi = \mathsf{GF}\,\mathsf{ful} \wedge \mathsf{GF}\,\mathsf{emp}$. Dually, this specification says that the system

does not eventually go into a state from where $\neg ful$ holds indefinitely nor $\neg emp$ holds indefinitely, that is, $\neg \Phi = \mathsf{FG} \neg ful \lor \mathsf{FG} \neg emp$. Equivalently, this amounts to proving that no system trace is in the fair language of the automaton $\mathcal{A}_{\neg \Phi}$ given in Figure 4.

A neural ranking function \bar{V} for the fair termination of this system and automaton has 5 input neurons for the register variables cnt, m, ful, emp, and rw, and one hidden layer with three neurons in the multi-layer perceptron component. As illustrated in Figure 4, each automaton state is associated with a ranking function defined in terms of this architecture and their respective parameters. The sequence below gives an execution of model states alongside the respective ranking function values:

	emp							ful							emp							ful
cnt	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0	1	2	3	4	5	6	7
m	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1
rw	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
$\bar{V}(\cdot;\theta_{q_0})$	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14
$\bar{V}(\cdot; \theta_{q_1})$	8	7	6	5	4	3	2	1	14	13	12	11	10	9	8	7	6	5	4	3	2	1
$\bar{V}(\cdot; \theta_{q_2})$	1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	14	13	12	11	10	9	8

One can observe that all transitions throughout this execution satisfy conditions (1) and (2). This assessment is based on the (not explicitly presented) synchronous composition with the automaton. First, we note that every transition originating from q_0 has a non-increasing ranking value, as $\bar{V}(\cdot;\theta_{q_0})=14$ is an upper bound to all other values. Furthermore, every transition leaving q_1 —that is, every transition whose source state satisfies $\neg ful$ —exhibits a strictly decreasing value $\bar{V}(\cdot;\theta_{q_1})$. Similarly, the same observation applies to q_2 and the condition $\neg emp$. We note that the transitions that exhibit increasing values from 1 to 14 in this execution are impossible over the synchronous composition; this is because they are originating from states that satisfy both ful and q_1 , and similarly states that satisfy both emp and q_2 , and which do not have corresponding transitions in the automaton.

This neural ranking function admits no increasing transition originating from q_0 and no non-decreasing transitions originating from q_1 or q_2 on the synchronous composition of the system and the automaton. Therefore, it is a valid proof certificate for every system trace to satisfy specification Φ .

5 Experimental Evaluation

We examine 194 verification tasks derived from ten parameterised hardware designs, detailed in Appendix B. By adjusting parameter values, we create tasks of varying complexity, resulting in different logic gate counts and state space sizes, thus offering a broad spectrum of verification complexity for tool comparison. The parameter ranges for each design are given as "all tasks" in Figure 5. These tasks serve as benchmarks to evaluate the scalability of our method relative to conventional model checking.


Implementation We have developed a prototype tool for neural model checking², utilising Spot 2.11.6 [44] to generate the automaton $\mathcal{A}_{\neg\Phi}$ from an LTL specification Φ . As depicted in Figure 1, the circuit model \mathcal{M} and the automaton $\mathcal{A}_{\neg\Phi}$ synchronise over a shared clock to form a product machine. Using Verilator version 5.022 [88], we generate a dataset D from finite trajectories of this machine. This dataset trains a neural network using PyTorch 2.2.2, as outlined in Section 3. To ensure formal guarantees, the network is quantised and subsequently translated to SMT, following the process outlined in Appendix A. The SystemVerilog model is converted to SMT using EBMC 5.2 [76]. We check the satisfiability problem using the Bitwuzla 0.6.0 SMT solver [80].

State of the Art We benchmarked our neural model checking approach against two leading model checkers, nuXmv [27] and ABC [24, 25]. ABC and nuXmv were the top performers in the liveness category of the hardware model checking competition (HWMCC) [15, 19]. Our comparison employed the latest versions: nuXmv 2.0.0 and ABC's Super Prove tool suite [25], which were also used in the most recent HWMCC'20 [15]. We further consider two widely used industrial formal verification tools for SystemVerilog, anonymised as industry tool X and industry tool Y. Tool Y fails to complete any of the 194 tasks and is therefore not referenced further in this section.

²https://github.com/aiverification/neuralmc

Table	1. INUITIO	CI OI V	crification	task com	picted by	academic a	ma mausi	iriai tooi	, per u	CSIGII
Table	· I · Niimh	er ot w	entication	tack com	nleted hy 4	academic a	nd induct	trial tool	ner d	ecton

	LS	LCD	Tmcp	i2cS	7-Seg	PWM	VGA	UARTt	Delay	Gray	Total
Tasks	16	14	17	20	30	12	10	10	32	33	194
ABC	2	3	7	3	8	2	3	10	6	13	57
nuXmv	8	9	12	10	10	7	3	10	24	24	117
our	15	14	17	18	30	11	0	10	32	33	180
Ind. X	16	14	17	18	18	12	10	10	19	22	156
Ind. Y	0	0	0	0	0	0	0	0	0	0	0






Figure 5: Solved tasks in terms of state space size and logic gate count (log scale)

Experimental Setup Evaluations were conducted on an Intel Xeon 2.5 GHz processor with eight threads and 32 GB of RAM running Ubuntu 20.04. Bitwuzla and nuXmv utilise one core each, ABC used three cores, and PyTorch leveraged all available cores. Each tool was allotted a maximum of five hours for each verification task, as detailed in Appendix C.

Hyper-parameters We instantiate the architecture described in Section 3 and illustrated in Figure 3, employing two hidden layers containing 8 and 5 neurons. The normalisation layer scales the input values to the range [0, 100]. We train with the AdamW optimiser [70], typically setting the learning rate to 0.1 or selecting from 0.2, 0.05, 0.03, 0.01 if adjusted, with a fixed weight decay of 0.01, demonstrating minimal hyperparameter tuning for training.

Dataset Generation In hardware design, engineers utilise test benches to verify safety properties through directed testing or Constraint Random Verification (CRV), aiming for high coverage and capturing edge cases [48, 89]. We apply CRV to the SystemVerilog file, generating random trajectories. As outlined in Section 3, we start these trajectories by selecting the internal states of model \mathcal{M} (e.g., module BufferCtr and automaton $A_{\neg\Phi}$; in Figure 4) using a uniform distribution. At each step, we assign random inputs to model \mathcal{M} and handle the non-determinism in automaton $A_{\neg\Phi}$ by making choices from uniform or skewed distributions. We skew the distribution when a particular event is too predominant or too rare. In our experiments, such skewing is rare and limited to the reset and enable signals in \mathcal{M} , as well as the non-determinism in the automaton $A_{\neg\Phi}$.

Solved Tasks Table 1 presents the number of completed tasks for each tool across the ten hardware designs, while Figure 5 shows the range of state-space sizes and logic gate counts each tool successfully handled. Overall, our tool performs favourably in comparison to others, with the notable exception of the VGA design, where training a ranking function failed due to local minima, preventing convergence to zero loss—a known limitation of gradient descent-based methods.

Aggregate Runtime Comparison Figure 6a displays a cactus plot with a 5 h limit, we consider our configuration with 8 and 5 hidden neurons as detailed in the section, along with the aggregate of the best time on individual tasks obtained from our ablation study, as detailed in Appendix D. While the default architecture performs the best across all tasks, on some tasks a smaller network is sufficient, and leads to lower verification time. At the same time, larger networks often succeed on tasks that otherwise fail, making the "our best" line strictly better than "our (5, 8)". This shows that improvement can be obtained by tuning the width of the hidden layers; note that this analysis considers three additional configurations (i.e, (3, 2), (5, 3), (15, 8)) that adhere to the architecture introduced in Section 3. For the rest of our experiments, we continue using the default architecture.




Figure 6: Runtime comparison with the state of the art (all times are in log scale)

The plot further shows that our tool completes 93% of tasks, outperforming ABC, nuXmv, and industry tool X, which completes 29%, 60%, and 80%, respectively. At any point in the time axis, we compute the difference between the percentage of tasks completed by our tool with each of the others in the figure. Then, taking the average of these differences across the time axis, showing that our method is successful in 60% more tasks than ABC, 34% more than nuXmv, and 11% more than the leading commercial model checker at any given time. Furthermore, the number of tasks completed by nuXmv in $5\,h$ are finished by our tool in less than $8\,min$, and those completed by ABC in $5\,h$ take just under $3\,min$ with our method.

Individual Runtime Comparison Figure 6b presents a scatter plot where each point represents a verification task, with size and brightness indicating the state-space size. Points are plotted horizontally by the lesser of time taken by nuXmv or ABC and vertically by our method's time. The plot reveals that academic tools time out on 39 % of tasks, while our method times out on 7 %. Moreover, we are faster than the academic tools on 67% of tasks, $10 \times 100\%$ times faster on 100% times faster on 100%. These results demonstrate that we generally outperform the state of the art on this benchmark set (see Appendix 3 for individual runtimes). However, we perform relatively worse on the UARTt design. This design involves an N-bit register for data storage and a counter for transmitted bits, enabling sequential outputs. Since there is no word-level arithmetic over the N-bit register, increasing its size minimally affects the complexity of symbolic model checking. Consequently, ABC, nuXmv, and industry tool N complete all UARTt tasks in under a second, while our tool takes a few minutes due to overhead from the sampling, learning, and SMT-check steps, making us slower on trivial model-checking problems.

Learning vs. Checking Time Figure 6c illustrates the time split between learning the neural network—which involves dataset generation and training—and verifying it as a valid ranking function. The lower line indicates learning time; the upper line represents total time, with the gap showing the time spent on SMT checking. Extensive sampling across a broad range of trajectories covering most edge cases led our method to learn the network directly without needing retraining due to counterexamples in the SMT-check phase, except in four tasks. The plot shows that 93% of tasks were trained successfully, generally within five minutes, and remarkably, the 70% were completed in under a minute. For tasks that did not train to zero loss, the $5\,\mathrm{h}$ time limit was not fully utilised; the loss function stabilised at local minima in just a few minutes. Moreover, training was faster than verification on 97% tasks—10 times faster on 46% and 100 times faster on 6%.

Limitations The primary limitation of our approach arises from the extended SMT-check times and the risk of getting trapped in local minima. Despite these challenges, our method consistently outperforms traditional symbolic model checkers while relying on off-the-shelf SMT solvers and machine learning optimisers. Additionally, our neural architecture requires numerical inputs at the word level, which limits its application to bit-level netlists. This limitation is not high-impact, as modern formal verification tools predominantly utilise Verilog RTL rather than netlist representations.

Threats to Validity The experimental results may not generalise to other workloads. As any work that relies on benchmarks, our benchmarks may not be representative for other workloads. We mitigate this threat by selecting extremely common hardware design patterns from the standard literature. We remark that our data sets we use to train the neural nets do not suffer from the common threat of training data bias, and the common out-of-distribution problem: we train our neural net from scratch for each benchmark using randomly generated trajectories, and do not use any pretraining.

6 Related Work

Formal verification, temporal logic and model checking have been developed for more than fifty years; key contributors have been recognised with the 1996, 2007 and 2013 ACM Turing Awards. Here, we restrict our discussion to algorithms that are the basis of the model checkers for SystemVerilog that available to hardware engineers today as well as on the techniques that underpin this work.

Temporal logic describes the intended behaviour of systems and SystemVerilog Assertions—which is based on LTL—is a widely adopted language for this purpose [48, 82]. Any temporal specifications are compositions of safety and liveness properties, where the former indicate the dangerous conditions to be avoided and the latter indicate the desirable conditions to be attained [8, 65]. Safety properties are a fragment of LTL, and can be checked using BDDs by forward fixed-point iterations [12, 34, 62]. Bounded model checking uses SAT and scales much better than BDDs [16], but it is only complete when the bound reaches an often unrealistically large completeness threshold [59]. SAT-based unbounded safety checking uses sophisticated Craig Interpolation and IC3 algorithms [20, 73, 87].

Our work uses a one-step bounded model checking query to check the ranking function (see Eq. (5)), and goes beyond safety. Liveness checking for branching-time CTL is straightforward to implement using BDD-based fixed points [35, 45]. Our method does not support CTL; this is considered acceptable given the prevailing use of LTL-based property languages in industry. LTL model checking is commonly reduced to the fair emptiness problem and, for this purpose, bounded model checking has been generalised to k-liveness [31, 56], IC3 has been augmented with strongly connected components [23], and BDD-based algorithms with the Emerson-Lei fixed-point computation [23, 46]. Iterative symbolic computation is the bottleneck on systems with word-level arithmetic. This is usually addressed by either computing succinct explicit-state abstractions of the system [6, 32], or by computing proof certificates based on inductive invariants and ranking functions.

Ranking functions were introduced for termination analysis of software [47], and subsequently generalised to liveness verification [5, 37, 39, 43, 51, 67, 95]. Software and hardware model checking share common questions [42, 76, 77]. Early symbolic approaches for software analysis based on constraint solving are limited to linear ranking functions [21, 84]. As we illustrate in Figure 4, even simple examples often require non-linear ranking functions. These include piecewise-defined functions [63, 93, 94], word-level arithmetic functions [29, 40], lexicographic ranking functions [22, 68], and disjoint well-founded relations [36, 38, 61, 83], and similar proof certificates based on liveness-to-safety translation to reason about the transitive closure of the system [18, 78, 85].

Our method follows a much more lightweight approach than the symbolic approaches above, by training ranking functions from synthetic executions [81]. Deep learning has been successfully applied to generate software and hardware designs, but without delivering any formal guarantees [30, 69, 74]. In our work, we use neural networks *to represent* formal proof certificates, rather than *to generate* proofs or designs. This goes along the lines of recent work on neural certificates, previously applied to control [1, 2, 28, 41, 66, 79, 86, 99–102], formal verification of software and probabilistic programs [3, 4, 50], and this work applies them for the first time to hardware model checking.

7 Conclusion

We have introduced a method that leverages (quantised) neural networks as representations of ranking functions for fair termination, which we train from synthetic executions of the system without using any external information other than the design at hand and its specification. We have applied our new method to model checking SystemVerilog Assertions and compared its performance with the state of the art on a range of SystemVerilog designs. We employed off-the-shelf SMT solving (Bitwuzla) and bounded model checking (EBMC) to formally verify our neural ranking functions [76, 80]; although this phase takes the majority of our compute time, with a straightforward implementation and using tiny feed-forward neural networks, we obtained scalability superior to traditional symbolic model checking. Whether alternative neural architectures as well as specialised solvers for quantised neural networks can further improve our approach is topic of future work [11, 64, 72, 75].

This is the first successful application of neural certificates to model checking temporal logic, and introduces hardware model checking as a new application domain for this technology. Neural networks could be used in many other ways to improve model checking. Our work creates a baseline for further development in this field and positively contributes to the safety assurance of systems.

Acknowledgements

We thank Matthew Leeke, Sonia Marin, and Mark Ryan for their feedback and the anonymous reviewers for their comments and suggestions on this manuscript. This work was supported in part by the Advanced Research + Invention Agency (ARIA) under the Safeguarded AI programme.

References

- [1] A. Abate, D. Ahmed, A. Edwards, M. Giacobbe, and A. Peruffo. FOSSIL: a software tool for the formal synthesis of Lyapunov functions and barrier certificates using neural networks. In *HSCC*, pages 24:1–24:11. ACM, 2021.
- [2] A. Abate, D. Ahmed, M. Giacobbe, and A. Peruffo. Formal synthesis of Lyapunov neural networks. *IEEE Control. Syst. Lett.*, 5(3):773–778, 2021.
- [3] A. Abate, M. Giacobbe, and D. Roy. Learning probabilistic termination proofs. In *CAV* (2), volume 12760 of *Lecture Notes in Computer Science*, pages 3–26. Springer, 2021.
- [4] A. Abate, A. Edwards, M. Giacobbe, H. Punchihewa, and D. Roy. Quantitative verification with neural networks. In *CONCUR*, volume 279 of *LIPIcs*, pages 22:1–22:18. Schloss Dagstuhl Leibniz-Zentrum für Informatik, 2023.
- [5] A. Abate, M. Giacobbe, and D. Roy. Stochastic omega-regular verification and control with supermartingales. In *CAV* (3), volume 14683 of *Lecture Notes in Computer Science*, pages 395–419. Springer, 2024.
- [6] A. Abate, M. Giacobbe, and Y. Schnitzer. Bisimulation learning. In *CAV* (3), volume 14683 of *Lecture Notes in Computer Science*, pages 161–183. Springer, 2024.
- [7] S. B. Akers. Binary decision diagrams. IEEE Trans. Computers, 27(6):509–516, 1978.
- [8] B. Alpern and F. B. Schneider. Recognizing safety and liveness. *Distributed Comput.*, 2(3): 117–126, 1987.
- [9] R. Alur. Principles of Cyber-Physical Systems. MIT Press, 2015.
- [10] R. Alur and T. A. Henzinger. Reactive modules. In LICS, pages 207–218. IEEE, 1996.
- [11] G. Amir, H. Wu, C. W. Barrett, and G. Katz. An SMT-based approach for verifying binarized neural networks. In *TACAS* (2), volume 12652 of *Lecture Notes in Computer Science*, pages 203–222. Springer, 2021.
- [12] Z. S. Andraus, M. H. Liffiton, and K. A. Sakallah. Reveal: A formal verification tool for Verilog designs. In *LPAR*, volume 5330 of *Lecture Notes in Computer Science*, pages 343–352. Springer, 2008.
- [13] C. Baier and J. Katoen. Principles of Model Checking. MIT Press, 2008.
- [14] C. W. Barrett, R. Sebastiani, S. A. Seshia, and C. Tinelli. Satisfiability modulo theories. In *Handbook of Satisfiability*, volume 185 of *Frontiers in Artificial Intelligence and Applications*, pages 825–885. IOS Press, 2009.
- [15] A. Biere, N. Froleyks, and M. Preiner. Hardware model checking competition (HWMCC) 2020. URL https://hwmcc.github.io/2020/.
- [16] A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu. Symbolic model checking without BDDs. In *TACAS*, volume 1579 of *LNCS*, pages 193–207. Springer, 1999.
- [17] A. Biere, E. M. Clarke, R. Raimi, and Y. Zhu. Verifiying safety properties of a Power PC microprocessor using symbolic model checking without BDDs. In *CAV*, volume 1633 of *LNCS*, pages 60–71. Springer, 1999.
- [18] A. Biere, C. Artho, and V. Schuppan. Liveness checking as safety checking. In FMICS, volume 66 of Electronic Notes in Theoretical Computer Science, pages 160–177. Elsevier, 2002.

- [19] A. Biere, T. Van Dijk, and K. Heljanko. Hardware model checking competition 2017. In *Formal Methods in Computer Aided Design (FMCAD)*, pages 9–9. IEEE, 2017.
- [20] A. R. Bradley. SAT-based model checking without unrolling. In *VMCAI*, volume 6538 of *Lecture Notes in Computer Science*, pages 70–87. Springer, 2011.
- [21] A. R. Bradley, Z. Manna, and H. B. Sipma. Linear ranking with reachability. In *CAV*, volume 3576 of *Lecture Notes in Computer Science*, pages 491–504. Springer, 2005.
- [22] A. R. Bradley, Z. Manna, and H. B. Sipma. The polyranking principle. In *ICALP*, volume 3580 of *Lecture Notes in Computer Science*, pages 1349–1361. Springer, 2005.
- [23] A. R. Bradley, F. Somenzi, Z. Hassan, and Y. Zhang. An incremental approach to model checking progress properties. In *FMCAD*, pages 144–153. FMCAD Inc., 2011.
- [24] R. K. Brayton and A. Mishchenko. ABC: an academic industrial-strength verification tool. In *CAV*, volume 6174 of *LNCS*, pages 24–40. Springer, 2010.
- [25] R. K. Brayton, B. Sterin, N. Een, S. Ray, J. Long, and A. Mishchenko. Model checking system "super_prove", 2008-2017. URL https://github.com/sterin/super-prove-build.
- [26] J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic model checking: 10²⁰ states and beyond. *Inf. Comput.*, 98(2):142–170, 1992.
- [27] R. Cavada, A. Cimatti, M. Dorigatti, A. Griggio, A. Mariotti, A. Micheli, S. Mover, M. Roveri, and S. Tonetta. The nuXmv symbolic model checker. In *CAV*, volume 8559 of *LNCS*, pages 334–342. Springer, 2014.
- [28] Y. Chang, N. Roohi, and S. Gao. Neural Lyapunov Control. In *NeurIPS*, pages 3240–3249, 2019.
- [29] H. Chen, C. David, D. Kroening, P. Schrammel, and B. Wachter. Bit-precise procedure-modular termination analysis. *ACM Trans. Program. Lang. Syst.*, 40(1):1:1–1:38, 2018.
- [30] M. Chen, J. Tworek, H. Jun, Q. Yuan, H. P. de Oliveira Pinto, J. Kaplan, H. Edwards, Y. Burda, N. Joseph, G. Brockman, A. Ray, R. Puri, G. Krueger, M. Petrov, H. Khlaaf, G. Sastry, P. Mishkin, B. Chan, S. Gray, N. Ryder, M. Pavlov, A. Power, L. Kaiser, M. Bavarian, C. Winter, P. Tillet, F. P. Such, D. Cummings, M. Plappert, F. Chantzis, E. Barnes, A. Herbert-Voss, W. H. Guss, A. Nichol, A. Paino, N. Tezak, J. Tang, I. Babuschkin, S. Balaji, S. Jain, W. Saunders, C. Hesse, A. N. Carr, J. Leike, J. Achiam, V. Misra, E. Morikawa, A. Radford, M. Knight, M. Brundage, M. Murati, K. Mayer, P. Welinder, B. McGrew, D. Amodei, S. McCandlish, I. Sutskever, and W. Zaremba. Evaluating large language models trained on code. *CoRR*, abs/2107.03374, 2021.
- [31] K. Claessen and N. Sörensson. A liveness checking algorithm that counts. In *FMCAD*, pages 52–59. IEEE, 2012.
- [32] E. M. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith. Counterexample-guided abstraction refinement. In *CAV*, volume 1855 of *Lecture Notes in Computer Science*, pages 154–169. Springer, 2000.
- [33] E. M. Clarke, D. Kroening, and F. Lerda. A tool for checking ANSI-C programs. In *TACAS*, volume 2988 of *LNCS*, pages 168–176. Springer, 2004.
- [34] E. M. Clarke, R. P. Kurshan, and H. Veith. The localization reduction and counterexample-guided abstraction refinement. In *Essays in Memory of Amir Pnueli*, volume 6200 of *Lecture Notes in Computer Science*, pages 61–71. Springer, 2010.
- [35] E. M. Clarke, O. Grumberg, D. Kroening, D. A. Peled, and H. Veith. *Model checking*, 2nd Edition. MIT Press, 2018.
- [36] B. Cook, A. Podelski, and A. Rybalchenko. Termination proofs for systems code. In *PLDI*, pages 415–426. ACM, 2006.

- [37] B. Cook, A. Gotsman, A. Podelski, A. Rybalchenko, and M. Y. Vardi. Proving that programs eventually do something good. In *POPL*, pages 265–276. ACM, 2007.
- [38] B. Cook, A. See, and F. Zuleger. Ramsey vs. lexicographic termination proving. In *TACAS*, volume 7795 of *Lecture Notes in Computer Science*, pages 47–61. Springer, 2013.
- [39] B. Cook, H. Khlaaf, and N. Piterman. Fairness for infinite-state systems. In *TACAS*, volume 9035 of *Lecture Notes in Computer Science*, pages 384–398. Springer, 2015.
- [40] C. David, D. Kroening, and M. Lewis. Unrestricted termination and non-termination arguments for bit-vector programs. In *ESOP*, volume 9032 of *Lecture Notes in Computer Science*, pages 183–204. Springer, 2015.
- [41] C. Dawson, Z. Qin, S. Gao, and C. Fan. Safe nonlinear control using robust neural Lyapunov-barrier functions. In *CoRL*, volume 164 of *Proceedings of Machine Learning Research*, pages 1724–1735. PMLR, 2021.
- [42] D. Dietsch, M. Heizmann, V. Langenfeld, and A. Podelski. Fairness modulo theory: A new approach to LTL software model checking. In *CAV* (1), volume 9206 of *Lecture Notes in Computer Science*, pages 49–66. Springer, 2015.
- [43] R. Dimitrova, L. M. F. Fioriti, H. Hermanns, and R. Majumdar. Probabilistic CTL*: The deductive way. In *TACAS*, volume 9636 of *Lecture Notes in Computer Science*, pages 280–296. Springer, 2016.
- [44] A. Duret-Lutz, E. Renault, M. Colange, F. Renkin, A. G. Aisse, P. Schlehuber-Caissier, T. Medioni, A. Martin, J. Dubois, C. Gillard, and H. Lauko. From Spot 2.0 to Spot 2.10: What's new? In *CAV* (2), volume 13372 of *LNCS*, pages 174–187. Springer, 2022.
- [45] E. A. Emerson and E. M. Clarke. Characterizing correctness properties of parallel programs using fixpoints. In *ICALP*, volume 85 of *LNCS*, pages 169–181. Springer, 1980.
- [46] E. A. Emerson and C. Lei. Modalities for model checking: Branching time strikes back. In *POPL*, pages 84–96. ACM Press, 1985.
- [47] R. W. Floyd. Assigning meanings to programs. In *Proceedings of Symposium in Applied llathematics*, volume 19, pages 19–32, 1967.
- [48] H. Foster. The 2022 Wilson research group functional verification study, 2022. URL https://blogs.sw.siemens.com/verificationhorizons/2022/10/10/prologue-the-2022-wilson-research-group-functional-verification-study/.
- [49] M. Giacobbe, T. A. Henzinger, and M. Lechner. How many bits does it take to quantize your neural network? In *TACAS* (2), volume 12079 of *LNCS*, pages 79–97. Springer, 2020.
- [50] M. Giacobbe, D. Kroening, and J. Parsert. Neural termination analysis. In *ESEC/SIGSOFT FSE*, pages 633–645. ACM, 2022.
- [51] O. Grumberg, N. Francez, J. A. Makowsky, and W. P. de Roever. A proof rule for fair termination of guarded commands. *Inf. Control.*, 66(1/2):83–102, 1985.
- [52] D. Harel and A. Pnueli. On the development of reactive systems. In Logics and Models of Concurrent Systems, volume 13 of NATO ASI Series, pages 477–498. Springer, 1984.
- [53] H. Hasanbeig, D. Kroening, and A. Abate. Certified reinforcement learning with logic guidance. *Artif. Intell.*, 322:103949, 2023.
- [54] D. G. Holmes and T. A. Lipo. *Pulse width modulation for power converters: principles and practice*, volume 18. John Wiley & Sons, 2003.
- [55] R. T. Icarte, T. Q. Klassen, R. A. Valenzano, and S. A. McIlraith. Reward machines: Exploiting reward function structure in reinforcement learning. *J. Artif. Intell. Res.*, 73:173–208, 2022.
- [56] A. Ivrii, Z. Nevo, and J. Baumgartner. k-FAIR = k-LIVENESS + FAIR—revisiting SAT-based liveness algorithms. In *FMCAD*, pages 1–5. IEEE, 2018.

- [57] B. Jacob, S. Kligys, B. Chen, M. Zhu, M. Tang, A. G. Howard, H. Adam, and D. Kalenichenko. Quantization and training of neural networks for efficient integer-arithmetic-only inference. In *CVPR*, pages 2704–2713. Computer Vision Foundation / IEEE Computer Society, 2018.
- [58] J. Kretínský, T. Meggendorfer, and S. Sickert. Owl: A library for ω -words, automata, and LTL. In *ATVA*, volume 11138 of *Lecture Notes in Computer Science*, pages 543–550. Springer, 2018.
- [59] D. Kroening and O. Strichman. Efficient computation of recurrence diameters. In *VMCAI*, volume 2575 of *Lecture Notes in Computer Science*, pages 298–309. Springer, 2003.
- [60] D. Kroening and O. Strichman. *Decision Procedures—An Algorithmic Point of View, Second Edition*. Texts in Theoretical Computer Science. Springer, 2016.
- [61] D. Kroening, N. Sharygina, A. Tsitovich, and C. M. Wintersteiger. Termination analysis with compositional transition invariants. In CAV, volume 6174 of Lecture Notes in Computer Science, pages 89–103. Springer, 2010.
- [62] O. Kupferman and M. Y. Vardi. Model checking of safety properties. In *CAV*, volume 1633 of *Lecture Notes in Computer Science*, pages 172–183. Springer, 1999.
- [63] S. Kura, H. Unno, and I. Hasuo. Decision tree learning in CEGIS-based termination analysis. In *CAV* (2), volume 12760 of *Lecture Notes in Computer Science*, pages 75–98. Springer, 2021.
- [64] L. C. Lamb, A. S. d'Avila Garcez, M. Gori, M. O. R. Prates, P. H. C. Avelar, and M. Y. Vardi. Graph neural networks meet neural-symbolic computing: A survey and perspective. In *IJCAI*, pages 4877–4884. ijcai.org, 2020.
- [65] L. Lamport. Proving the correctness of multiprocess programs. *IEEE Trans. Software Eng.*, 3 (2):125–143, 1977.
- [66] M. Lechner, D. Žikelić, K. Chatterjee, and T. A. Henzinger. Stability verification in stochastic control systems via neural network supermartingales. In AAAI, pages 7326–7336. AAAI Press, 2022.
- [67] D. Lehmann, A. Pnueli, and J. Stavi. Impartiality, justice and fairness: The ethics of concurrent termination. In *ICALP*, volume 115 of *LNCS*, pages 264–277. Springer, 1981.
- [68] J. Leike and M. Heizmann. Ranking templates for linear loops. *Log. Methods Comput. Sci.*, 11(1), 2015.
- [69] M. Liu, N. R. Pinckney, B. Khailany, and H. Ren. VerilogEval: Evaluating large language models for Verilog code generation. In *ICCAD*, pages 1–8. IEEE, 2023.
- [70] I. Loshchilov and F. Hutter. Decoupled weight decay regularization. In *ICLR (Poster)*. OpenReview.net, 2019.
- [71] A. K. Maini. Digital electronics: principles, devices and applications, Chapter 11: Counters and Registers. John Wiley & Sons, 2007.
- [72] J. B. P. Matos, Jr., E. B. de Lima Filho, I. Bessa, E. Manino, X. Song, and L. C. Cordeiro. Counterexample guided neural network quantization refinement. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.*, 43(4):1121–1134, 2024.
- [73] K. L. McMillan. Applying SAT methods in unbounded symbolic model checking. In *CAV*, volume 2404 of *Lecture Notes in Computer Science*, pages 250–264. Springer, 2002.
- [74] A. Mirhoseini, A. Goldie, M. Yazgan, et al. A graph placement methodology for fast chip design. *Nature*, (594):207–212, 2021.
- [75] S. Mistry, I. Saha, and S. Biswas. An MILP encoding for efficient verification of quantized deep neural networks. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.*, 41(11):4445–4456, 2022.

- [76] R. Mukherjee, D. Kroening, and T. Melham. Hardware verification using software analyzers. In *ISVLSI*, pages 7–12. IEEE Computer Society, 2015.
- [77] R. Mukherjee, P. Schrammel, D. Kroening, and T. Melham. Unbounded safety verification for hardware using software analyzers. In *DATE*, pages 1152–1155. IEEE, 2016.
- [78] V. Murali, A. Trivedi, and M. Zamani. Closure certificates. In HSCC, pages 10:1–10:11. ACM, 2024.
- [79] A. Nadali, V. Murali, A. Trivedi, and M. Zamani. Neural closure certificates. In *AAAI*, pages 21446–21453. AAAI Press, 2024.
- [80] A. Niemetz and M. Preiner. Bitwuzla. In *CAV* (2), volume 13965 of *LNCS*, pages 3–17. Springer, 2023.
- [81] A. V. Nori and R. Sharma. Termination proofs from tests. In *ESEC/SIGSOFT FSE*, pages 246–256. ACM, 2013.
- [82] A. Pnueli. The temporal logic of programs. In FOCS, pages 46–57. IEEE, 1977.
- [83] A. Podelski and A. Rybalchenko. Transition invariants. In LICS, pages 32–41. IEEE Computer Society, 2004.
- [84] A. Podelski and A. Rybalchenko. A complete method for the synthesis of linear ranking functions. In *VMCAI*, volume 2937 of *Lecture Notes in Computer Science*, pages 239–251. Springer, 2004.
- [85] A. Podelski and A. Rybalchenko. Transition predicate abstraction and fair termination. *ACM Trans. Program. Lang. Syst.*, 29(3):15, 2007.
- [86] Z. Qin, K. Zhang, Y. Chen, J. Chen, and C. Fan. Learning safe multi-agent control with decentralized neural barrier certificates. In *ICLR*. OpenReview.net, 2021.
- [87] T. Seufert, F. Winterer, C. Scholl, K. Scheibler, T. Paxian, and B. Becker. Everything you always wanted to know about generalization of proof obligations in PDR. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.*, 42(4):1351–1364, 2023.
- [88] W. Snyder. Verilator and SystemPerl. In North American SystemC Users' Group, Design Automation Conference, 2004.
- [89] C. Spear and G. Tumbush. SystemVerilog for verification—a guide to learning the testbench language features. 2012.
- [90] A. Subero and A. Subero. USART, SPI, and I2C: serial communication protocols. *Programming PIC Microcontrollers with XC8*, pages 209–276, 2018.
- [91] T. Trippel, K. G. Shin, A. Chernyakhovsky, G. Kelly, D. Rizzo, and M. Hicks. Fuzzing hard-ware like software. In *USENIX Security Symposium*, pages 3237–3254. USENIX Association, 2022.
- [92] UM10204. I2C-bus specification and user manual, 2021. URL https://www.nxp.com/docs/en/user-guide/UM10204.pdf.
- [93] C. Urban. The abstract domain of segmented ranking functions. In SAS, volume 7935 of *Lecture Notes in Computer Science*, pages 43–62. Springer, 2013.
- [94] C. Urban. FuncTion: An abstract domain functor for termination (competition contribution). In TACAS, volume 9035 of Lecture Notes in Computer Science, pages 464–466. Springer, 2015.
- [95] M. Y. Vardi. Verification of concurrent programs: The automata-theoretic framework. *Ann. Pure Appl. Log.*, 51(1-2):79–98, 1991.
- [96] M. Y. Vardi and P. Wolper. An automata-theoretic approach to automatic program verification (preliminary report). In *LICS*, pages 332–344. IEEE, 1986.

- [97] E. W. Weisstein. Gray code. https://mathworld.wolfram.com/, 2003.
- [98] X. Zhang, S. Dwarkadas, G. Folkmanis, and K. Shen. Processor hardware counter statistics as a first-class system resource. In *HotOS*. USENIX Association, 2007.
- [99] H. Zhao, X. Zeng, T. Chen, and Z. Liu. Synthesizing barrier certificates using neural networks. In *HSCC*, pages 25:1–25:11. ACM, 2020.
- [100] D. Zhi, P. Wang, S. Liu, L. Ong, and M. Zhang. Unifying qualitative and quantitative safety verification of DNN-controlled systems. In CAV, Lecture Notes in Computer Science. Springer, 2024.
- [101] D. Zikelic, M. Lechner, T. A. Henzinger, and K. Chatterjee. Learning control policies for stochastic systems with reach-avoid guarantees. In AAAI, pages 11926–11935. AAAI Press, 2023
- [102] D. Zikelic, M. Lechner, A. Verma, K. Chatterjee, and T. A. Henzinger. Compositional policy learning in stochastic control systems with formal guarantees. In *NeurIPS*, 2023.

A Details of the SMT Encoding of Quantised Neural Networks

The k^{th} hidden layer in our network comprises a fully connected layer followed by a clamp operation that restricts outputs to the range [0, u]. This layer has h_k neurons, and the previous layer contains h_{k-1} neurons. Each neuron i in the k^{th} layer is defined by:

$$x_i^{(k)} = \text{Clamp}(y_i^{(k)}; u), \quad y_i^{(k)} = b_i^{(k)} + z_i^{(k)}, \quad z_i^{(k)} = \sum_{j=1}^{h_{k-1}} w_{ij}^{(k-1)} x_j^{(k-1)}$$
 (6)

To facilitate SMT-checking modulo Bit-Vector theory, we quantise the floating-point weights w_{ij} and biases b_i by multiplying them by 2^f and truncating decimals, where f determines the precision. We define:

 $\tilde{w}_{ij}^{(k)} = \operatorname{trunc}(w_{ij}^{(k)} \cdot 2^f), \quad \tilde{b}_i^{(k)} = \operatorname{trunc}(b_i^{(k)} \cdot 2^f)$

This transformation converts weights from floating-point values in [0, u] to integers in $[0, 2^f u]$. To ensure consistency between bit-vector and floating-point arithmetic, the output of each bit-vector encoded component should be equivalent to multiplying the floating-point output by 2^f and truncating the decimals. To achieve this, the SMT constraints on the bit-vectors are formulated as follows:

$$\bigwedge_{i=1}^{h_k} \left(\tilde{x}_i^{(k)} = \text{Clamp}(\tilde{y}_i^{(k)}; 2^f u) \wedge \tilde{y}_i^{(k)} = \tilde{b}_i^{(k)} + \text{ashr}(\tilde{z}_i^{(k)}; f) \wedge \tilde{z}_i^{(k)} = \sum_{j=1}^{h_{k-1}} \tilde{w}_{ij}^{(k-1)} \tilde{x}_j^{(k-1)} \right)$$
(7)

Here, $\tilde{w}_{ij}^{(k-1)}$ and $\tilde{x}_{j}^{(k-1)}$ are integers in $[0,2^fu]$, thus their product remains within $[0,2^{2f}u^2]$. The sum $\tilde{z}_{i}^{(k)}$ aggregates h_k such products, resulting in $[0,2^{2f}u^2h_k]$. An arithmetic right shift by f bits scales $\tilde{z}_{i}^{(k)}$ to $[0,2^fu^2h_k]$ to align with \tilde{b}_i in $[0,2^fu]$ (in floating-point arithmetic, the addition would involve values in $[0,u^2h_k]$ and [0,u]). The clamp operation then restricts $\tilde{y}_{i}^{(k)}$ to $[0,2^fu]$, ensuring consistency with the floating-point arithmetic, where the value would lie within [0,u].

To prevent overflow in the SMT query, we set bit-vector sizes appropriately. Let B be such that $2^B \geq 2^f u$. Each product $\tilde{w}_{ij}^{(k)} \tilde{x}_j^{(k)}$ requires up to 2B bits, and summing h_k terms necessitates additional $\log h_k$ bits.

This encoding is standard in post-training quantisation of fully connected layers [49]. For element-wise multiplication layers, where each input is multiplied by a corresponding weight, we quantise $w_i \cdot x_i$ as $\operatorname{ashr}(\tilde{w}_i \cdot \tilde{x}_i; f)$: Again, $\tilde{w}_i \tilde{x}_i$ lies within $[0, 2^{2f} u^2]$, and the right shift scales it back to $[0, 2^f u^2]$, ensuring consistency with the floating point encoding.

To address the significant slowdown caused by negative numbers in the Bitwuzla SMT-solver during our experiments, we restructured the dot product computation in equation 7. By decomposing the weight vector \tilde{w}_{ij} into two non-negative components— \tilde{w}_{ij}^+ containing positive weights and \tilde{w}_{ij}^- containing the absolute values of negative weights—we expressed the linear layers as

$$\sum_{j=1}^{h} \tilde{w}_{ij} \tilde{x}_{j} = \sum_{j=1}^{h} \tilde{x}_{j} \tilde{w}_{ij}^{+} - \sum_{j=1} \tilde{x}_{j} \tilde{w}_{ij}^{-}$$
(8)

This transformation simplified multiplications to involve only non-negative numbers and consolidated negative operations into a single subtraction, speeding up the SMT-check in our experiments.

We further rewrite the SMT encoding—originally involving several $\tilde{a} \cdot \tilde{x}$ multiplications, where \tilde{x} is a neuron value and \tilde{a} is a quantised integer weight—by replacing these multiplications with additions and left shifts. By factorising \tilde{a} as a sum of powers of two, $\tilde{a} = \sum_{i=0}^d c_i \cdot 2^i$, where $c_i \in \{0,1\}$, the multiplication can be rewritten as:

$$\tilde{a} \cdot \tilde{x} = \sum_{i=0}^{d} c_i \cdot \operatorname{shl}(\tilde{x}; i),$$

where $\mathrm{shl}(\tilde{x};i)$ represents left-shifting x by i bits, effectively multiplying x by 2^i .

B Details of the Case Studies

We consider ten hardware designs in our study. These serve as benchmarks to demonstrate the scalability of our method compared to conventional symbolic model checkers. They are designed to be parameterizable.

The DELAY models generates a positive signal sig after a fixed delay determined by the counter cnt, includes a reset input event that sets cnt to 0, and aims to ensure that sig occurs infinitely often under the assumption that the reset event rst is received finitely many times, resulting in the specification FG !rst \rightarrow GF sig. We further verify FG !rst \rightarrow GF (sig \land X !sig), to ensure sig doesn't remain triggered forever.

The LCD Controller (LCD) performs a display initialisation setup, then awaits the lcd_enable signal to transition from ready to send for data transmission, and returns to ready after a fixed interval, ensuring FG lcd_enable \rightarrow GF ready.

Similarly, Thermocouple (Tmcp.) transitions through stages, start, get_data and pause with suitable delay in between, processing SPI transactions and managing transitions based on bus activity, adhering to the specification FG !rst \rightarrow GF get_data.

The 7-Segment (7-Seg) model alternates between two displays, ensuring each is activated regularly unless reset, as specified by FG !rst \rightarrow (GF disp = 0 \wedge GF disp = 1), we also verify a simpler specification FG !rst \rightarrow GF disp = 1.

The i2c Stretch (i2cS) generates timing signals scl_clk and data_clk based on the ratio of input and bus clock frequencies [90, 92]. It monitors rst and detects the ena signal to manage clock stretching, ensuring FG (!rst & ena) \rightarrow GF stretch.

The Pulse Width Modulation (PWM) system utilises an N-bit counter to adjust pulse widths dynamically based on input, verifying the low setting of pulse infinitely often as GF !pulse [54].

The VGA Controller (VGA) manages a display interface using horizontal and vertical counters for pixel coordinates, ensuring smooth rendering by adjusting sync pulses and the display enable signal disp_ena, here we confirm FG !rst → GF disp_ena.

The UART Transmitter (UARTt) toggles between wait for preparing data and transmit for sending data, based on tx_{ena} requests and clk signals, validated by FG !rst \rightarrow GF wait [90].

The Load-Store (LS) toggles between load and store with a delay implemented by counter which counts from 0 up to N when load then switch to store counting back down to 0, before switching back to load, sig signals a switch from load to store, and we verify FG !rst \rightarrow GF sig.

Lastly, the Gray Counter (Gray) counts in Gray codes to minimise transition errors by ensuring single bit changes between consecutive counts, with FG !rst \rightarrow GF sig, indicating regular signalling of complete cycles [97]. Similar to the Delay module, we aim to ensure that the signal sig does not remain triggered indefinitely. We establish this with two distinct specifications FG!rst \rightarrow GF(sig \land X !sig) and FG!rst \rightarrow (GFsig \land GF!sig).

C Details of the Experimental Results

Table 3 provides the runtimes for each tool on the 194 verification tasks considered in Section 5. These tasks involve verifying each hardware design across an increasing state space, labelled numerically. The "Train Time" column indicates the training duration for the neural network in seconds, while the other columns represent the total runtime for each tool, with the fastest tool time in bold and the rest in grey. In this table, our method uses the configuration described in Section 5, with two hidden layers containing 8 and 5 neurons, respectively. Some of our runtimes are marked with an asterisk (*), indicating that in those cases we obtained counterexamples using the SMT solver; these were used for retraining and then validating the trained network. The reported time includes all SMT checks and training. Table 1 summaries these results by showing the number of tasks successfully completed by each tool for each design. Tasks not marked as *out of time (oot.)* or *did not train (dnt.)* are considered successful. Table 3 serves as the basis for computing all statistical observations discussed in Section 1 and Section 5, except those related to the "our best" line in Figure 6a. All other

Model	LTL Specification	Key Table 3
DELAY	$FG \; \mathtt{!rst} \to GF \; \mathtt{sig}$	Da
DELKI	$FG\: \mathtt{!rst} \to GF\: (\mathtt{sig} \land X\: \mathtt{!sig})$	Db
LCD Controller	$FG \mathtt{lcd_enable} \to GF \mathtt{ready}$	L
Thermocouple	$FG : \mathtt{rst} \to GF \mathtt{get_data}$	T
7-Segment	$FG\: \mathtt{!rst} \to GF\: disp\: =\: 1$	7a
7-begment	$ \textbf{FG !rst} \rightarrow (\textbf{GF disp = 0} \ \land \ \textbf{GF disp = 1}) $	7b
i2c Stretch	$FG\;(\texttt{!rst}\&\mathtt{ena})\toGF\;\mathtt{stretch}$	I
Pulse Width Modulation	GF!pulse	P
VGA Controller	$FG \; \mathtt{!rst} \to GF \; \mathtt{disp_ena}$	V
UART Transmitter	$FG\: \mathtt{!rst} \to GF\: \mathtt{wait}$	U
Load-Store	$FG \; \mathtt{!rst} \to GF \; \mathtt{sig}$	Ls
	$FG \; \mathtt{!rst} \to GF \; sig$	Ga
Gray Counter	$FG!rst \to GF(\mathtt{sig} \land X \; ! \mathtt{sig})$	Gb
	$FG!rst \to (GFsig \land GF \mathtt{!sig})$	Gc

Table 2: Model Name and LTL Specification in our Benchmark

components of Figure 6 are derived from this table. By aggregating the duration of each experiment in the table, including OOT instances counted as 5 hours per experiment, the total time amounts to 104 days and 11 hours.

D Ablation Study

The network architecture described in Section 3 includes an element-wise multiplication layer and separate trainable parameters associated with each state of the automaton $\mathcal{A}_{\neg\Phi}$. For most of our experiments in Section 5 and all experiments in Appendix C, we employ a fully connected multilayer perceptron component with two hidden layers containing 8 and 5 neurons, respectively. To experimentally justify our architecture, we perform an ablation study and report the runtimes for different configurations in Table 4. We consider three configurations for the two hidden layers: containing (3, 2) neurons, (5, 3) neurons, and (15, 8) neurons, respectively. We further replace the element-wise multiplication layer with a fully connected layer of the same size, denoted as 'ExtL' for the extra layer. Additionally, we explore providing the global trainable parameters θ to all automaton states of the automaton $\mathcal{A}_{\neg\Phi}$, leading to a monolithic neural ranking function $V(r,q) \equiv \bar{V}(r,q;\theta)$, where the automaton state q is given as an additional input, which we denote as 'Mono'.

Given the large number of possible combinations of these modifications, we restrict our ablation study to switching only a single configuration at a time. In Table 4, the column labelled 'Default' contains the results for our original configuration—the runtimes in this column are the same as those under 'Our (8, 5)' in Table 3. Following that, we have one column for each of the three hidden layer configurations, followed by columns for the extra layer ('ExtL'), and the monolithic neural ranking function ('Mono'). The 'our best' line in Figure 6a is obtained by selecting the minimum runtime from the 'Default' and the three hidden layer configuration columns for each of the 194 tasks.

From Table 4, we observe that our default configuration succeeds in more cases than the alternative configurations, justifying our choices experimentally. Specifically, the default configuration completes 93% of the tasks, while the three configurations with hidden layers containing (3, 2), (5, 3), and (15, 8) neurons complete 25%, 63%, and 74% of the tasks, respectively. The extra-layer configuration and the monolithic neural ranking function complete 24%, and 39%, of the tasks, respectively.

Generally—but not always—when a smaller network succeeds, its runtime is lower than that of the default network. Specifically, among the tasks completed by the (3, 2) neuron configuration, it

was faster than the default configuration in 57% of cases; for the (5,3) neuron configuration, this statistic rises to 94%. Interestingly, this trend does not hold when comparing the (3,2) and (5,3) configurations: despite having more neurons, the (5,3) configuration was faster than the (3,2) configuration in 56% of tasks. The default configuration not only completes more tasks than the (15,8) configuration but is also faster on 97% of the tasks successfully completed by the (15,8) configuration. Notably, among the hidden layer configurations only the (15,8) configuration succeeds on any of the tasks for the VGA design, labelled as 'V' in the table. In 67% of the tasks that the 'Ext. L' configuration completes, it is faster than the default configuration; this figure rises to 86% for the 'Mono' configuration. While the monolithic neural ranking function ('Mono') fails on 61% of tasks, it surprisingly succeeds on nine out of the ten tasks for the VGA design. Overall, only 5 of the 194 tasks fail under all configurations in the ablation study.

NeurIPS Paper Checklist

1. Claims

Question: Do the main claims made in the abstract and introduction accurately reflect the paper's contributions and scope?

Answer: [Yes]

Justification: The primary claims of our paper are outlined in the abstract and further detailed in Section 1. Here, we briefly discuss the theoretical aspects of our claims and provide a brief summary of experiments that quantify the scalability of our method.

2. Limitations

Question: Does the paper discuss the limitations of the work performed by the authors?

Answer: [Yes]

Justification: Our paper includes a subsection on 'Limitations' in Section 5, where we clearly outline our assumptions and justify their reasonableness alongside our theoretical limitations. In the same section, the 'Threats to Validity' subsection validates the scope of our claims by justifying the benchmarks used to compare our method against tools developed with alternative verification methods. Section 5 also presents two case studies, VGA and UART, to discuss the performance limitations of our approach, in comparison to others.

3. Theory Assumptions and Proofs

Question: For each theoretical result, does the paper provide the full set of assumptions and a complete (and correct) proof?

Answer: [Yes]

Justification: We provide references for all theoretical results we rely on, i.e., automatatheoretical LTL model checking and fair termination, in Sec. 2

4. Experimental Result Reproducibility

Question: Does the paper fully disclose all the information needed to reproduce the main experimental results of the paper to the extent that it affects the main claims and/or conclusions of the paper (regardless of whether the code and data are provided or not)?

Answer: [Yes]

Justification: Subsections 'Implementation', 'Dataset Generation', and 'Network Hyperparameters' in Section 5 detail the workflow and specify the versions of our dependencies. These subsections clearly outline the hyperparameters and neural network architecture used. Specifically, Section 3 addresses theoretical aspects of the loss function, dataset generation, training procedures, neural network architecture, and the SMT-check problem. In contrast, the aforementioned subsections of Section 5 focus on practical implementation details, together providing sufficient information for implementing neural model checking. Additionally, 'Standard Model Checkers' and 'Industrial Verification Tools' discuss the tool versions we compare against. For additional specific implementation details, our code and benchmarks will be made available.

5. Open access to data and code

Question: Does the paper provide open access to the data and code, with sufficient instructions to faithfully reproduce the main experimental results, as described in supplemental material?

Answer: [Yes]

Justification: Alongside the paper, we include a zip file in accordance with NeurIPS guidelines. This file contains benchmarks, scripts for running our experiments, and a README.md file that offers detailed instructions on how to reproduce our experiments.

6. Experimental Setting/Details

Question: Does the paper specify all the training and test details (e.g., data splits, hyper-parameters, how they were chosen, type of optimizer, etc.) necessary to understand the results?

Answer: [Yes]

Justification: Section 5, particularly the 'Network Hyper-parameter' subsection, outlines training details and along with other subsections in the section provides essential information for interpreting the results. Appendix C includes a table with the data used to generate the figures and tables in the main body of the paper.

7. Experiment Statistical Significance

Question: Does the paper report error bars suitably and correctly defined or other appropriate information about the statistical significance of the experiments?

Answer: [Yes]

Justification: While error bars and confidence intervals are typically not applicable to our experiments that compare formal verification tools—which must be formally correct—we still present statistical data about our benchmarks. This data includes the range of logic gate counts and state space sizes considered for each design. Such metrics are definable for each SystemVerilog file and inherently free from errors. These details are presented in Figure 5. We further discuss potential biases of the benchmark set in the subsection 'Threats to Validity' in Section 5.

8. Experiments Compute Resources

Question: For each experiment, does the paper provide sufficient information on the computer resources (type of compute workers, memory, time of execution) needed to reproduce the experiments?

Answer: [Yes]

Justification: The computational resources allocated for our experiments are outlined in Section 5. The Appendix C details the computational time required for each experiment and the cumulative time to run all experiments sequentially. We included all our experiments in the experimental evaluation Section 5, and we discuss the experiments where our tool performs worse than the alternatives in the discussion of its limitations.

9. Code Of Ethics

Question: Does the research conducted in the paper conform, in every respect, with the NeurIPS Code of Ethics https://neurips.cc/public/EthicsGuidelines?

Answer: [Yes]

Justification: We hereby affirm that all information presented in our research is disclosed with utmost academic integrity. Original works are duly cited and we ensure the reproducibility of our methodology through a detailed description of it throughout the paper, we also provide our implementation of the methodology with all our experiments in the supplementary materials accompanying this paper. Notably, our experiments utilize solely synthetic data, with no human subjects involved, thereby aligning with ethical research standards. Our method aims to enhance the reliability and safety of computer systems. The benchmarks employed are derived from standard algorithms extensively documented in academic textbooks, which are referenced appropriately. Furthermore, we have thoroughly reviewed the NeurIPS Code of Ethics and confirm our strict adherence to it.

10. Broader Impacts

Question: Does the paper discuss both potential positive societal impacts and negative societal impacts of the work performed?

Answer: [Yes]

Justification: As discussed in the introduction, it is conceivable that improving the correctness of hardware designs prior to production delivers safer and more reliable devices; not manufacturing buggy silicon reduces waste. We are not aware of a direct path to a negative application.

11. Safeguards

Question: Does the paper describe safeguards that have been put in place for responsible release of data or models that have a high risk for misuse (e.g., pretrained language models, image generators, or scraped datasets)?

Answer: [NA].

Justification: Our work contributes to the safety of hardware systems. The designs used in our benchmarks are standard designs, from well-known literature, which are public domain and pose no risks for misuse.

12. Licenses for existing assets

Question: Are the creators or original owners of assets (e.g., code, data, models), used in the paper, properly credited and are the license and terms of use explicitly mentioned and properly respected?

Answer: [Yes]

Justification: We include the licences of the academic tools ABC and nuXmv. Appropriate references are used.

13. New Assets

Question: Are new assets introduced in the paper well documented and is the documentation provided alongside the assets?

Answer: [Yes]

Justification: We include the source of code of our prototype and our benchmarks as supplementary material of this paper with MIT licence.

14. Crowdsourcing and Research with Human Subjects

Question: For crowdsourcing experiments and research with human subjects, does the paper include the full text of instructions given to participants and screenshots, if applicable, as well as details about compensation (if any)?

Answer: [NA]

Justification: The paper does not involve crowdsourcing nor research with human subjects.

15. Institutional Review Board (IRB) Approvals or Equivalent for Research with Human **Subjects**

Question: Does the paper describe potential risks incurred by study participants, whether such risks were disclosed to the subjects, and whether Institutional Review Board (IRB) approvals (or an equivalent approval/review based on the requirements of your country or institution) were obtained?

Answer: [NA]

Justification: Neither crowdsourcing nor human subjects are involved.

Table 3: Runtime comparison with the state of the art on individual tasks.

Day 10	Tasks	Train Time	our (8,5)	Total Time nuXmv	per Tool (in ABC	sec.)	Y	Tasks	Train Time	our (8,5)	Total Time nuXmv	per Tool (i ABC	n sec.)	Y
Dig	Daı									21				
Day	Da ₂	10	51	7	1759	802	oot.	7a ₂						
Day 197 922 928	Da ₃	7						7a ₄	5					
Dec 100 250	Da ₅			292		788		7a ₅	5					
Day 1.00	Da ₆							7a ₆						
Decomposition 190	Da ₇							7a ₈	6		oot.	oot.	815	oot.
Date 10	Dag		321	1809	oot.		oot.	7a ₁ 0						
Date 177 412 4461 0.05. 988 0.05. 732 0.05. 732 0.05. 0.05. 818 0.05. 0.	Da ₁₀							/a ₁₁	11	242	oot.	oot.	817	oot.
Date 196 197 198	Da ₁₂	17	412	4461	oot.	788	oot.	7a ₁₂						
Date 15 15 15 15 15 15 15 1	Da ₁₃	22				808		/21/	26	977			819	
Date 194 9884 9884 9885 9884 9885 9884 9885 9884 9885 9884 9885 9884 9885 9884 9885 9884 9885 9884 9885 9	Da ₁₅	45	3365			802		7a ₁₅					824	
1-2													470	
Part								T_3	11	95	361	234	41	
1.	P ₃	4	97	30	oot.	785	oot.	T ₄						
Pro	I P₄ I							T ₆	12				246	
Ps. 134 1058 1004 10	I Pe	30	177	2563				17						
Prince 17	P ₇					787		Tα	17					
Pin 20 C522 Cot Cot 788 Cot C787 C7	Po I							110		516	6365	oot.		oot.
Prince 1.5	P ₁₀	20	6527	oot.	oot.	788	oot.	1 111		932				
L_1	P ₁₂		7333					113	39	949	oot.	oot.	807	oot.
Log		4		0.8	129	55		114						
1.1	L_2	5	63	1.9	1189	215	oot.	16	60	7331	oot.	oot.	800	oot.
Lange Lang	L ₃					799		117		13042				
Lg 33 335 11061 oot 828 oot vot cot dr. vot dr. vot dr. vot dr. vot dr. vot dr. vot vot dr. vot vot	L ₅	46	245	951	oot.	838	oot.	V ₁		-	781		90 794	
Lg 33 335 11061 oot 828 oot vot cot dr. vot dr. vot dr. vot dr. vot dr. vot dr. vot vot dr. vot vot	L ₆							V_3	dnt.	-	4448	2870	796	oot.
Lang	L ₈	31	335	11061	oot.	828	oot.	V ₄		-				
Li	L ₉							$\overline{v_6}$	dnt.	-	oot.	oot.	792	oot.
1-12 10/2 0.02 0.00t 0.00t 80/5 0.00t 0.00t 80/5 0.00t 0.00t 1.30t 0.00t 0.00t 1.30t 0.00t 0	L_{11}	23	360	oot.	oot.	825	oot.	V ₇						
The color The	L ₁₂							VΩ					805	
1	L_{14}					817		V ₁₀		-				
1-8								U ₁						
1								U_3	19	148	0.08	0.45	1.94	
16		78	163					U ₄	53					
1	I_5							U_6	295	371			1.25	
10		29				794		U_7	26				1.32	
110	I_8		245	2738	oot.	800	oot.	l Ua					1.21	
Till G2 354 oot. oot. 807 oot. Cb_1 12 97 386 oot. oot. oot. 805 oot. Cb_2 3 97 1 196 417 oot. oot. 131 134 358 oot. oot. oot. 818 oot. Oot. 141 114 147 oot. oot. oot. 818 oot. Oot. 141 140 oot. Oo								U ₁₀	46			0.79	1.41	
113	I_{11}	62		oot.	oot.	807	oot.							
Ti Ti Ti Ti Ti Ti Ti Ti	I ₁₂													
140	I ₁₄			oot.				Gb_4						
117	I ₁₅							Gb ₅						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I ₁₇	332	615.	oot.	oot.	798	oot.	Gb ₇	7	862	2441	oot.	3341	oot.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	I ₁₈					824 817		Gb ₈						
Ga1	I_{20}							Gb_{10}	18	4676	oot.	oot.	oot.	oot.
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ga ₁													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ga ₂		25								1.25		539	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ga_4	10	37	22	6490	795	oot.	Gc_3	5	100	5	4428	3349	oot.
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ga ₅		102					Gc ₄		260				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ga ₇	17	175	2062	oot.	801	oot.	Gc ₆	17	256	491	oot.	3488	oot.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Ga ₀								176					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Ga ₁₀	118	1566	oot.	oot.	792	oot.	Gc ₉	580	2300	oot.	oot.	oot.	oot.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								Gc ₁₀						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Db ₂							7b ₁						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db_3	12	181	30	3396	oot.	oot.	$7b_2$	6	60	5	350	5352	oot.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db≤							7b₁						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db_6	145	471	570	oot.	oot.	oot.	7b5	5	102	13208	oot.	oot.	oot.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Dbs							7b ₇	7					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db ₉	25	662	1912	oot.	oot.	oot.	7b ₈		207	oot.	oot.	oot.	oot.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db ₁₀							7b10						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db ₁₂	200	930	4439	oot.	oot.	oot.	7b ₁ 1	15	439*	oot.	oot.	oot.	oot.
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db ₁₃	363 728	2654 3893					7b ₁₂						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Db _{1.5}	588	5700	oot.	oot.	oot.	oot.	7b ₁₄	65					_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Db ₁₅							7b ₁₅	48	2187			oot.	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								Ls ₉	24					
	Ls ₃	3	78	251	oot.	580		Ls ₁₀	22	558			727	
	Ls ₄		126					LS ₁₂	75	695	oot.	oot.		oot.
Ls7 22 403 9490 oot. 668 oot. Ls15 197 14533* oot. oot. 832 oot.	Ls ₆	26	218	6722		662		Ls ₁₄					750 791	
Ls ₁₅ 88 oot.* oot. oot. 873 oot.	Ls ₇							Ls ₁₅	197	14533*	oot.	oot.	832	oot.
	-~8		200	12000	001.	0/1	0.01.	Ls ₁₅	88	oot. ^	oot.	oot.	873	oot.

Table 4: Ablation Study Runtime.

	I	Tota	l Time ner	Setup (in se	c)		Tulu		Tota	I Time per	Setup (in se	ec.)	
Tasks	Default	(3, 2)	(5, 3)	Setup (in se (15, 8)	Ext.L	Mono	Tasks	Default	(3, 2)	(5, 3)	(15, 8)	Ext.L	Mono
Da ₁	44	14	21	121	29	44	7a ₁	21	16	fail	73	fail	fail
Da ₂	51	11	23	172	30	66	7a ₂	34	fail	fail	130	fail	fail
Da ₃	80	15	27	324	64	48	7a ₃	24	484	fail	160	fail	fail
Da ₄	92	21	37	330	71	53	7a ₄	38	675	fail	189	fail	14
Da ₅	157	47	41	609	81	57	7a ₅	47	fail	fail	199	fail	fail
Da ₆	162	90	52	410	84	fail	7a ₆	58	210	fail	349	fail	fail
Da ₇	197	169	119	427	84	64	7a ₇	86	fail	fail	329	fail	fail
Da ₈	214	182	109	595	71	fail	7a ₈	104	432	fail	479	fail	118
Da ₉	321	221 255	104	789	115	160	7a9	215 154	611	64	611	fail	fail
Da ₁₀	306	255	132	654	125	fail	7a ₁₀	242	542 574	fail	641 858	fail	fail 164
Da ₁₁	390 412	420 383	161	1093	192	fail	7a ₁₁ 7a ₁₂	208	790	fail fail	835	fail fail	fail
Da ₁₂	674	443	177 204	1200 1446	135	fail 375	7a ₁₃	495	981	fail	1109	fail	399
Da ₁₃ Da ₁₄	1500	686	618	3463	fail fail	643	7a ₁₄	977	988	fail	4137	fail	fail
Da ₁₄	3365	1239	2217	6525	fail	fail	7a ₁₅	2077	1579	fail	7811	fail	fail
Da ₁₆	8684	4526	3272	fail	fail	1597		22	fail	12	70	fail	16
Du16	30						$\frac{T_1}{T_2}$	67	fail	30	221	fail	fail
P_1		65	15	83 109	18	18	$\begin{array}{c} T_2 \\ T_3 \\ T_4 \end{array}$	95	fail	46	235	fail	42
P ₂ P ₃	26 97	77	12	255	16 44	85 25	T ₄	98	fail	45	364	fail	54
P ₄	69	85	20	fail	89	71	TE	164	fail	59	269	fail	96
P ₅	94	601	24	fail	102	41	T ₆	156	fail	76	316	fail	57
Pe	177	374	68	fail	147	119	T ₇	182	fail	94	320	162	fail
P ₆ P ₇	365	695	154	fail	241	248	T ₈	210	fail	85	377	fail	fail
P ₈	1028	1364	fail	fail	462	355	T ₉	326	fail	330	1088	fail	115
P ₉	2611	6030	fail	fail	1561	fail	T ₁₀	516	fail	179	1131	fail	fail
P10	6527	5667	fail	fail	1597	1943	111	389	fail	246	3382	fail	263
P _{1.1}	9353	29992	fail	fail	8019	8190	T ₁₂	932	fail	522	3846	fail	451
r_{12}	fail	fail	fail	fail	fail	fail	113	949	fail	509	3931	fail	fail
L_1	42	fail	15	172	fail	30	T ₁₄	1552 6020	fail	730	4121 fail	fail	1023
L_2	63	fail	23	349	fail	29	T ₁₅	7331	fail fail	1613 4896	fail fail	fail fail	1276 10333
L ₃	53	fail	34	335	fail	fail	T ₁₆ T ₁₇	13042	fail	8295	fail	8406	fail
L _A	83	fail	32	575	fail	fail							•
L ₅	245	fail	51	1043	fail	173	V_1	fail	fail	fail	272	fail	82
L ₆	297	fail	116	829	fail	fail	V_2	fail	fail	fail	fail	fail	303
L_7	360	fail	234	1106	fail	fail	$\frac{\dot{V}_2^2}{\dot{V}_3}$	fail	fail	fail	fail 2292	fail	273
L_8	335	fail	fail	1329	fail	fail	V ₄ V ₅	fail	fail fail	fail	3927	fail	637 948
L ₉	355	fail	fail	1328	fail	fail	$\frac{v_5}{v_6}$	fail fail	fail	fail fail	15612	fail fail	1135
L ₁₀	470 360	fail	297 429	2751 1679	fail fail	fail 179		fail	fail	fail	fail	fail	2129
L ₁₁	622	fail fail	224	2660	fail	fail	V ₈	fail	fail	fail	fail	fail	3247
L ₁₂ L ₁₃	3321	fail	1905	7537	fail	929	$\overset{\circ}{V_9}$	fail	fail	fail	fail	fail	13628
L ₁₄	7133	fail	3041	fail	fail	fail	V_{10}	fail	fail	fail	fail	fail	fail
							U_1	35	fail	20	fail	62	fail
I_1	49 74	fail	fail	fail	fail	56	$\frac{U_1}{U_2}$	29	fail	16	109	234	21
I_2	102	fail fail	fail	288 fail	fail fail	73 368	$\frac{U_2}{U_3}$	148	fail	24	90	391	105
I ₃	121	fail	fail 921	fail	fail	fail	$\frac{U_3}{U_4}$	69	fail	25	593	429	101
I ₄ I ₅	170	fail	fail	596	254	fail	Us	74	fail	32	97	760	fail
I ₆	173	fail	fail	fail	fail	fail	U_6	188	fail	34	281	1792	206
I ₇	173	fail	fail	987	fail	fail	U7	222	fail	42	178	251	195
I ₈	245	fail	fail	fail	fail	fail	U_8	1804	fail	81	fail	fail	4677
I ₉	289	fail	fail	815	fail	fail	U_9	567	fail	303	fail	fail	fail
I ₁₀	474	fail	fail	1637	fail	fail	U_{10}	112	fail	422	fail	fail	fail
I_{11}	354	fail	fail	1595	fail	fail	Gb ₁	41	fail	41	118	fail	fail
I_{12}	386	fail	fail	1016	fail	fail	Gb_2	97	fail	40	268	fail	fail
I ₁₃	358	fail	fail	fail	754	fail	Gb_3	160	fail	37	332	fail	fail
I_{14}	417	fail	fail	1116	fail	fail	Gb_4	207	fail	61	fail	fail	fail
I ₁₅	661 585	fail fail	fail fail	fail 1499	fail fail	fail fail	Gb ₅	302	fail	82	831	fail	fail
I ₁₆	615	fail	fail	fail	fail	fail	Gb ₆	292	fail	162	fail	fail	fail
$\frac{I_{17}}{I_{18}}$	908	fail	fail	2372	fail	fail	Gb ₇ Gb ₈	862 2958	fail	245 427	fail	fail	fail
I_{19}	fail	fail	fail	fail	fail	fail	Gb ₉	3847	fail fail	691	3201 6981	fail fail	fail fail
I_{20}	fail	fail	fail	fail	fail	fail	Gb ₁₀	4676	fail	1500	17888	fail	fail
Ga ₁	18	5	9	66	22	8	Gb ₁₁	8834	fail	3820	fail	fail	fail
Ga ₂	30	5	12	91	14	18	Gc ₁	41	fail	23	147	fail	fail
Ga ₃	25	9	19	148	30	25	Gc ₂	52	fail	23	156	fail	fail
Ga ₄	37	12	27	346	47	15	Gc ₃	100	fail	49	288	fail	fail
Ga ₅	62	14	30	425	56	46	Gc ₄	132	fail	38	288 381	fail	fail
Ga ₆	102	39	40	309	73	81	Gc ₅	260	fail	54	1600	fail	fail
Ga ₇	175	113	124	648	101	170	Gc ₆	256	fail	123	1792	fail	fail
Ga ₈	299	444	163	1040	fail	178	Gc ₇	1091	fail	228	2343	fail	fail
Ga ₉	639	648	308	2178	fail	fail	Gc ₈	947	fail	549	2864	fail	fail
Ga ₁₀	1566	1014	849	4727	fail	1395	Gca	2300	fail	1470	6352	fail	fail
Ga ₁₁	5/90	2207	3318	10035	fail	1480	Gc_{10}	5052	fail	2155	fail	fail	fail
Db_1	89	fail	27	fail	fail	fail	Gc_{11}	169	9888	6288	fail	fail	fail
Db_2	85	fail	24	380	fail	fail	7b ₁	30	fail	22	121	fail	fail
Db ₃	181	fail	50	1066	fail	fail	$7b_2$	60	fail	46	217	fail	fail
Db ₄	204	fail	79	1276	fail	fail	7b ₃	59	fail	33	280	fail	fail
Db ₅	312	fail	187	2264	fail	fail	7b⊿	75	fail	39	398	fail	fail
Db ₆	471 711	fail	fail	1889	fail	fail	7b5	102	fail	44	752	fail	fail
Db ₇ Db ₈	532	fail	fail	1971 fail	fail	fail	7b ₆	125	fail	60	1124	fail	fail
Db ₉	662	fail fail	fail fail	2706	fail fail	fail fail	7b ₇	181	fail	117	996	fail	fail
Db ₁₀	746	fail	fail	fail	fail	fail	7b ₈	207 438	fail	143	1306	fail	fail
Db ₁₁	885	fail	fail	2949	fail	fail	7b9	238	fail fail	260 198	3085 1839	fail fail	fail fail
Db ₁₂	930	fail	fail	3292	fail	fail	7b ₁₀	439	fail	210	2349	fail	fail
Db ₁₃	2654	fail	fail	fail	fail	fail	7b ₁₁ 7b ₁₂	343	fail	220	1907	fail	fail
Db ₁₄	3893	fail	fail	6326	fail	fail	7b ₁₂ 7b ₁₃	578	fail	366	3597	fail	fail
Db_{15}	5700	fail	fail	fail	fail	fail	7b ₁₃ 7b ₁₄	2121	fail	2070	5107	fail	fail
Db ₁₅	12697	fail	fail	fail	fail	fail	7b ₁₅	2187	fail	fail	fail	fail	fail
							13						