

2025 Design, Automation & Test in Europe Conference (DATE 2025)

**Lyon, France
31 March – 2 April 2025**

Pages 1-599



**IEEE Catalog Number: CFP25162-POD
ISBN: 979-8-3315-3464-6**

**Copyright © 2025, European Design and Automation Association (EDAA)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25162-POD
ISBN (Print-On-Demand):	979-8-3315-3464-6
ISBN (Online):	978-3-9826741-0-0
ISSN:	1530-1591

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Are LLMs Ready for Practical Adoption for Assertion Generation?.....	1
<i>Vaishnavi Pulavarthi, Deeksha Nandal, Soham Dan, Debjit Pal</i>	
Security Assertions for Trusted Execution Environments	8
<i>Hasini Witharana, Hansika Weerasena, Prabhat Mishra</i>	
A Baseline Framework for the Qualification of LTL Specification Miners.....	14
<i>Samuele Germiniani, Daniele Nicoletti, Graziano Pravadelli</i>	
Specification Mining Facing Generative AI	21
<i>Goerschwin Fey, Harry Foster, Tara Ghasempuri, Badri Gopalan, Jörg Müller, Manish Pandey</i>	
Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems	22
<i>Danielle Grey-Stewart, David Kong, Mariam Elgamal, Georgios Kyriazidis, Jalil Morris, Gage Hills</i>	
Compute-In-Memory Array Design Using Stacked Hybrid IGZO/Si eDRAM Cells	29
<i>Munhyeon Kim, Yulhwa Kim, Jae-Joon Kim</i>	
Timing-Driven Global Placement by Efficient Critical Path Extraction	36
<i>Yunqi Shi, Siyuan Xu, Shixiong Kai, Xi Lin, Ke Xue, Mingxuan Yuan, Chao Qian</i>	
Optimal Synthesis of Memristive Mixed-Mode Circuits	43
<i>Ilia Polian, Xianyu Zhao, Li-Wei Chen, Felix Bayhurst, Ziang Chen, Heidemarie Schmidt, Nan Du</i>	
NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs.....	50
<i>Ruiyang Qin, Pengyu Ren, Zheyu Yan, Liu Liu, Dancheng Liu, Amir Nassereldine, Jinjun Xiong, Kai Ni, Sharon Hu, Yiyu Shi</i>	
PICELF: An Automatic Electronic Layer Layout Generation Framework for Photonic Integrated Circuits	57
<i>Xiaohan Jiang, Yinyi Liu, Peiyu Chen, Wei Zhang, Jiang Xu</i>	
A System Level Performance Evaluation for Superconducting Digital Systems	64
<i>Joyjit Kundu, Debjyoti Bhattacharjee, Nathan Josephsen, Ankit Pokhrel, Udara De Silva, Wenzhe Guo, Steven Van Winckel, Steven Brebels, Quentin Herr, Anna Herr, Manu Perumkunnal</i>	
Integrated Hardware Annealing Based on Langevin Dynamics for Ising Machines	71
<i>Yongchao Liu, Lianlong Sun, Michael Huang, Hui Wu</i>	
NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators	77
<i>Yayue Hou, Hsinyu Tsai, Kaoutar El Maghraoui, Tayfun Gokmen, Geoffrey W. Burr, Liu Liu</i>	
BOSON ⁻¹ : Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization.....	84
<i>Pingchuan Ma, Zhengqi Gao, Amir Begovic, Meng Zhang, Haoyu Yang, Haoxing Ren, Rena Huang, Duane S. Boning, Jiaqi Gu</i>	

BIMAX: A Bitwise In-Memory Accelerator Using 6T-SRAM Structure.....	91
<i>Nezam Rohbani, Mohammad Arman Soleimani, Behzad Salami, Osman Unsal, Adrian Cristal Kestelman, Hamid Sarbazi-Azad</i>	
DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for on-Chip Deployment of Large-Scale DNNs.....	98
<i>Tianyi Yu, Zhonghao Chen, Yiming Chen, Shuang Wang, Yongpan Liu, Huazhong Yang, Xueqing Li</i>	
Compact Non-Volatile Lookup Table Architecture Based on Ferroelectric FET Array Through In-Situ Combinatorial One-Hot Encoding for Reconfigurable Computing	104
<i>Weikai Xu, Meng Li, Qianqian Huang, Ru Huang</i>	
GRAMC: General-Purpose and Reconfigurable Analog Matrix Computing Architecture.....	111
<i>Lunshuai Pan, Shiqing Wang, Pushen Zuo, Zhong Sun</i>	
SHWCIM: A Scalable Heterogeneous Workload Computing-In-Memory Architecture	113
<i>Yanfeng Yang, Yi Zou, Zhibiao Xue, Liuyang Zhang</i>	
FlexENM: A Flexible Encrypting-Near-Memory with Refresh-Less eDRAM-Based Multi-Mode AES	115
<i>Hyunseob Shin, Jaeha Kung</i>	
Pasta on Edge: Cryptoprocessor for Hybrid Homomorphic Encryption	122
<i>Aikata Aikata, Daniel Sanz Sobrino, Sujoy Sinha Roy</i>	
Design, Implementation and Validation of NSCP: A New Secure Channel Protocol for Hardened IoT	129
<i>Joan Bushi, Alberto Battistello, Guido Bertoni, Vittorio Zaccaria</i>	
Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption	136
<i>Yujin Nam, Abhishek Moitra, Yeshwanth Venkatesha, Xiaofan Yu, Gabrielle De Micheli, Xuan Wang, Minxuan Zhou, Augusto Vega, Priyadarshini Panda, Tajana Rosing</i>	
Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress.....	143
<i>Ranyang Zhou, Jacqueline T. Liu, Sabbir Ahmed, Shaahin Angizi, Adnan Siraj Rakin</i>	
Coala: Coalescion-Based Acceleration of Polynomial Multiplication for GPU Execution.....	150
<i>Homer Gamil, Oleg Mazonka, Michail Maniatakos</i>	
HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler	157
<i>Weidong Yang, Shuya Ji, Jianfei Jiang, Naifeng Jing, Qin Wang, Zhigang Mao, Weiguang Sheng</i>	
A Unified Vector Processing Unit for Fully Homomorphic Encryption.....	163
<i>Jiangbin Dong, Xinhua Chen, Mingyu Gao</i>	
Testing Robustness of Homomorphically Encrypted Split Model LLMs.....	170
<i>Lars Wolfgang Folkerts, Nektarios Georgios Tsoutsos</i>	
TARN: Trust Aware Routing to Enhance Security in 3D Network-On-Chips.....	177
<i>Hasin Ishraq Reefat, Alec Aversa, Ioannis Savidis, Naghmeh Karimi</i>	
C2C: A Framework for Critical Token Classification in Transformer-Based Inference Systems.....	184
<i>Myeongjae Jang, Jesung Kim, Haejin Nam, Sihyun Kim, Soontae Kim</i>	

A DRAM-Based Processing-in-Memory Accelerator for Privacy-Protecting Machine Learning	186
<i>Bokyoung Kim</i>	
Modeling the SL-LET Paradigm in AUTOSAR Adaptive	188
<i>Davide Bellasai, Gerlando Sciangula, Claudio Scordino, Daniel Casini, Alessandro Biondi</i>	
Generating and Predicting Output Perturbations in Image Segmenters	195
<i>Matthew Bozoukov, Nguyen Anh Vu Doan, Bryan Donyanavard</i>	
UPAQ: A Framework for Real-Time and Energy-Efficient 3D Object Detection in Autonomous Vehicles	201
<i>Abhishek Balasubramaniam, Febin P Sunny, Sudeep Pasricha</i>	
QGD: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers	208
<i>Junyao Zhang, Guanglei Zhou, Feng Cheng, Jonathan Ku, Qi Ding, Jiaqi Gu, Hanrui Wang, Hai Helen Li, Yiran Chen</i>	
RVEBS: Event-Based Sampling on RISC-V	215
<i>Tiago Rocha, Nuno Neves, Nuno Roma, Pedro Tomás, Leonel Sousa</i>	
Xray: Detecting and Exploiting Vulnerabilities in Arm AXI Interconnects	222
<i>Melisande Zonta, Nora Hinderling, Shweta Shinde</i>	
MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes	229
<i>Bo Ding, Wei Tong, Yu Hua, Yuchong Hu, Dong Huang, Qiankun Liu, Zhangyu Chen, Xueliang Wei, Dan Feng</i>	
EILID: Execution Integrity for Low-End IoT Devices.....	236
<i>Sashidhar Jakkamsetti, Youngil Kim, Andrew Searles, Gene Tsudik</i>	
Dancer: Dynamic Compression and Quantization Architecture for Deep Graph Convolutional Network.....	243
<i>Yunhao Dong, Zhaoyu Zhong, Yi Wang, Chenlin Ma, Tianyu Wang</i>	
LoopLynx: A Scalable Dataflow Architecture for Efficient LLM Inference	250
<i>Jianing Zheng, Gang Chen</i>	
RemapCom: Optimizing Compaction Performance of LSM Trees Via Data Block Remapping in SSDs	257
<i>Yi Fan, Yajuan Du, Sam H. Noh</i>	
A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage	264
<i>Zelin Du, Kecheng Huang, Tianyu Wang, Xin Yao, Renhai Chen, Zili Shao</i>	
ConZone: A Zoned Flash Storage Emulator for Consumer Devices	271
<i>Dingcui Yu, Jialin Liu, Yumiao Zhao, Wentong Li, Ziang Huang, Zonghuan Yan, Mengyang Ma, Liang Shi</i>	
A Hardware-Assisted Approach for Non-Invasive and Fine-Grained Memory Power Management in MCUs	278
<i>Michael Kuhn, Patrick Schmid, Oliver Bringmann</i>	
TKD: An Efficient Deep Learning Compiler with Cross-Device Knowledge Distillation.....	285
<i>Yiming Ma, Chaoyao Shen, Linfeng Jiang, Tao Xu, Meng Zhang</i>	

DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEddeD Platforms	292
<i>Louis Morge-Roller, Camélia Slimani, Laurent Lemarchand, Frédéric Le Roy, David Espes, Jalil Boukhobza</i>	
One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs.....	299
<i>Shaoqi Li, Tianyu Wang, Yongbiao Zhu, Chenlin Ma, Yi Wang, Zhaoyan Shen, Zili Shao</i>	
Cybersecurity Challenges of Autonomous Systems	301
<i>Mohammad Hamad, Christian Prehofer, Mikael Asplund, Tobias Löhr, Lucas Bublitz, Alexander Zeh, Mridula Singh, Sebastian Steinhorst</i>	
ASHES 1.5: Analog Computing Synthesis for FPAA's and ASICs.....	311
<i>Afolabi Ige, Jennifer Hasler</i>	
ChemComp: Compiling and Computing with Chemical Reaction Networks	317
<i>Nicolas Bohm Agostini, Connah G. M. Johnson, William R. Cannon, Antonino Tumeo</i>	
Exploring Dendritic Computation in Bio-Inspired Architectures for Dynamic Programming	323
<i>Anup Das</i>	
TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography	329
<i>Alessandra Dolmeta, Stefano Di Matteo, Emanuele Valea, Mikael Carmona, Antoine Loiseau, Maurizio Martina, Guido Masera</i>	
A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process	336
<i>Prashanth Mohan, Siddharth Das, Oguz Atli, Josh Joffrion, Ken Mai</i>	
ReBERT: LLM for Gate-Level to Word-Level Reverse Engineering.....	342
<i>Lizi Zhang, Azadeh Davoodi, Rasit Onur Topaloglu</i>	
GLEAM: Graph-Based Learning Through Efficient Aggregation in Memory.....	349
<i>Andrew McCrabb, Ivris Raymond, Valeria Bertacco</i>	
PFP: Parallel Floating-Point Vector Multiplication Acceleration in MAGIC ReRAM	356
<i>Wenqing Wang, Ziming Chen, Quan Deng, Liang Fang</i>	
An eDRAM Digital In-Memory Neural Network Accelerator for High-Throughput and Extended Data Retention Time.....	363
<i>Inhwan Lee, Jehun Lee, Jaeyong Jang, Jae-Joon Kim</i>	
A Two-Level SLC Cache Hierarchy for Hybrid SSDs	370
<i>Li Cai, Zhibing Sha, Jun Li, Jiaojiao Wu, Huanhuan Tian, Zhigang Cai, Jianwei Liao</i>	
Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units	377
<i>Hong Pang, Carmine Cappetta, Riccardo Massa, Athanasios Vasilopoulos, Elena Ferro, Gamze Islamoglu, Angelo Garofalo, Francesco Conti, Luca Benini, Irem Boybat, Thomas Boesch</i>	
Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures Using Integer Linear Programming	384
<i>Devin Pohl, Aaron Young, Kazi Asifuzzaman, Narasinga Rao Miniskar, Jeffrey S. Vetter</i>	
An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read	391
<i>Kiho Chung, Youjin Choi, Donguk Seo, Yoonmyung Lee</i>	

FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration Under Process and Voltage Variation	398
<i>Xiangyu Li, Weichong Chen, Ruida Hong, Jinghai Wang, Ningyuan Yin, Zhiyi Yu</i>	
Arbiter: Alleviating Concurrent Write Amplification in Persistent Memory	405
<i>Bolun Zhu, Yu Hua</i>	
TrackScorer: Skyrmion Logic-In-Memory Accelerator for Tree-Based Ranking Models	412
<i>Elijah Seth Cishugi, Sebastian Buschjäger, Martijn Noorlander, Marco Ottavi, Kuan-Hsun Chen</i>	
EF-IMR: Embedded Flash with Interlaced Magnetic Recording Technology	419
<i>Chenlin Ma, Xiaochuan Zheng, Kaoyi Sun, Tianyu Wang, Yi Wang</i>	
Improving LLM-Based Verilog Code Generation with Data Augmentation and RL	421
<i>Kyungjun Min, Seonghyeon Park, Hyeonwoo Park, Jinoh Cho, Seokhyeong Kang</i>	
SparDR: Accelerating Unstructured Sparse DNN Inference Via Dataflow Optimization	428
<i>Wei Wang, Hongxu Jiang, Runhua Zhang, Yongxiang Cao, Yaochen Han</i>	
An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration	435
<i>Liangji Wu, Shuaibo Huang, Ziqi Wang, Shiyang Wu, Yang Chen, Hao Yan, Longxing Shi</i>	
Operation Dependency Graph-Based Scheduling for High-Level Synthesis	442
<i>Aoxiang Qin, Minghua Shen, Nong Xiao</i>	
Locality-Aware Data Placement for NUMA Architectures: Data Decoupling and Asynchronous Replication	449
<i>Shuhan Bai, Haowen Luo, Burong Dong, Jian Zhou, Fei Wu</i>	
HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers	456
<i>Yiyao Yang, Fu Teng, Pengju Liu, Mengnan Qi, Chenyang Lv, Ji Li, Xuhong Zhang, Zhezhi He</i>	
Enabling Memory-Efficient On-Device Learning Via Dataset Condensation	463
<i>Gelei Xu, Ningzhi Tang, Jun Xia, Ruiyang Qin, Wei Jin, Yiyu Shi</i>	
TaiChi: Efficient Execution for Multi-DNNs Using Graph-Based Scheduling	470
<i>Xilang Zhou, Haodong Lu, Tianchen Wang, Zhuoheng Wan, Jianli Chen, Jun Yu, Kun Wang</i>	
VTOT: Automatic Verilog Generation Via LLMs with Tree of Thoughts Prompting	477
<i>Yingjie Zhou, Renzhi Chen, Xinyu Li, Jingkai Wang, Zhigang Fang, Bowei Wang, Wenqiang Bai, Qilin Cao, Lei Wang</i>	
Signal Prediction for Digital Circuits by Sigmoidal Approximations Using Neural Networks	479
<i>Josef Salzmänn, Ulrich Schmid</i>	
Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis Using LuaJIT	481
<i>Ye Cai, Chuyu Zheng, Wei He, Dan Tang</i>	
Intelligent Sensing-To-Action for Robust Autonomy at the Edge: Opportunities and Challenges	483
<i>Amit Ranjan Trivedi, Sina Tayebati, Hemant Kumawat, Nastaran Darabi, Divake Kumar, Adarsh Kumar Kosta, Yeshwanth Venkatesha, Dinithi Jayasuriya, Nethmi Jayasinghe, Priyadarshini Panda, Saibal Mukhopadhyay, Kaushik Roy</i>	

Pushing the Boundaries of AI Chips: from Monolithic 3D CMOS to Cryogenic Computing.....	493
<i>Mahdi Benkhelifa, Shivendra S. Parihar, Anirban Kar, Girish Pahwa, Yogesh S. Chauhan, Hussam Amrouch</i>	
Transistor Aging and Circuit Reliability at Cryogenic Temperatures	499
<i>Javier Diaz-Fortuny, Vishal Nayar</i>	
Ferroelectric-Superconducting Synergy for Future Computing	503
<i>Shamiul Alam, Ahmedullah Aziz</i>	
A Lightweight CNN for Real-Time Pre-Impact Fall Detection.....	509
<i>Cristian Turetta, Muhammad Toqeer Ali, Florenc Demrozi, Graziano Pravadelli</i>	
Cocktail: Chunk-Adaptive Mixed-Precision Quantization for Long-Context LLM Inference.....	516
<i>Wei Tao, Bin Zhang, Xiaoyang Qu, Jiguang Wan, Jianzong Wang</i>	
RankMap: Priority-Aware Multi-DNN Manager for Heterogeneous Embedded Devices	523
<i>Andreas Karatzas, Dimitrios Stamoulis, Iraklis Anagnostopoulos</i>	
Empowering Quantum Error Traceability with MoE for Automatic Calibration	530
<i>Tingting Li, Ziming Zhao, Liqiang Lu, Siwei Tan, Jianwei Yin</i>	
Optimal State Preparation for Logical Arrays on Zoned Neutral Atom Quantum Computers	537
<i>Yannick Stade, Ludwig Schmid, Lukas Burgholzer, Robert Wille</i>	
Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing	544
<i>Xiaorang Guo, Jonas Winklmann, Dirk Stober, Amr Elsharkawy, Martin Schulz</i>	
Image Computation for Quantum Transition Systems	550
<i>Xin Hong, Dingchao Gao, Sanjiang Li, Shenggang Ying, Mingsheng Ying</i>	
Low-Latency Digital Feedback for Stochastic Quantum Calibration Using Cryogenic CMOS	557
<i>Nathan Eli Miller, Laith A. Shamieh, Saibal Mukhopadhyay</i>	
Improving Figures of Merit for Quantum Circuit Compilation.....	564
<i>Patrick Hopf, Nils Quetschlich, Laura Schulz, Robert Wille</i>	
Deterministic Fault-Tolerant State Preparation for Near-Term Quantum Error Correction: Automatic Synthesis Using Boolean Satisfiability	571
<i>Ludwig Schmid, Tom Peham, Lucas Berent, Markus Müller, Robert Wille</i>	
Optimizing Qubit Assignment in Modular Quantum Systems Via Attention-Based Deep Reinforcement Learning	578
<i>Enrico Russo, Maurizio Palesi, Davide Patti, Giuseppe Ascia, Vincenzo Catania</i>	
Neural Circuit Parameter Prediction for Efficient Quantum Data Loading.....	585
<i>Dohun Kim, Sunghye Park, Seokhyeong Kang</i>	
CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction.....	591
<i>Hao Wang, Erjia Xiao, Songhuan He, Zhongyi Ni, Lingfeng Zhang, Xiaokun Zhan, Yifei Cui, Jinguo Liu, Cheng Wang, Zhongrui Wang, Renjing Xu</i>	
HyperDyn: Dynamic Dimensional Masking for Efficient Hyper-Dimensional Computing.....	593
<i>Fangxin Liu, Haomin Li, Zongwu Wang, Dongxu Lyu, Li Jiang</i>	
C3CIM: Constant Column Current Memristor-Based Computation-in-Memory Micro-Architecture	600
<i>Yashvardhan Biyani, Rajendra Bishnoi, Theofilos Spyrou, Said Hamdioui</i>	

ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design.....	607
<i>Xiangyu Wang, Yuan Li, Zhijie Yang, Chao Xiao, Xun Xiao, Renzhi Chen, Weixia Xu, Lei Wang</i>	
Simultaneous Denoising and Compression for DVS with Partitioned Cache-Like Spatiotemporal Filter	614
<i>Qinghang Zhao, Yixi Ji, Jiaqi Wang, Jinjian Wu, Guangming Shi</i>	
Practical MU-MIMO Detection and LDPC Decoding Through Digital Annealing	621
<i>Po-Shao Chen, Wei Tang, Zhengya Zhang</i>	
LLM-SRAF: Sub-Resolution Assist Feature Generation Using Large Language Model.....	628
<i>Tianyi Li, Zhixin Tang, Tao Wu, Bei Yu, Jingyi Yu, Hao Geng</i>	
A Multi-Stage Potts Machine Based on Coupled CMOS Ring Oscillators	635
<i>Yilmaz Ege Gonul, Baris Taskin</i>	
ADAPT-PNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters	642
<i>Tara Gheshlaghi, Priyanjana Pal, Haibin Zhao, Michael Hefenbrock, Michael Beigl, Mehdi B. Tahoori</i>	
Self-Adaptive Ising Machines for Constrained Optimization	649
<i>Corentin Delacour</i>	
Enabling SNN-Based Near-MEA Neural Decoding with Channel Selection: An Open-HW Approach	656
<i>Gianluca Leone, Luca Martis, Luigi Raffo, Paolo Meloni</i>	
Towards Fast Automatic Design of Silicon Dangling Bond Logic.....	663
<i>Jan Drewniok, Marcel Walter, Samuel Sze Hang Ng, Konrad Walus, Robert Wille</i>	
Loading-Aware Mixing-Efficient Sample Preparation on Programmable Microfluidic Device	665
<i>Debraj Kundu, Tsun-Ming Tseng, Shigeru Yamashita, Ulf Schlichtmann</i>	
Identification of Hazardous Driving Scenarios Using Cross-Channel Safety Performance Indicators	667
<i>C. A. J. Hanselaar, M. M. Selva Kumar, Y. Fu, A. Terechko, R. R. Venkatesha Prasad, E. Silvas</i>	
Designing Resilient Autonomous Systems with the Reflex Pattern	674
<i>Julian Demicoli, Sebastian Steinhorst</i>	
Law as a Design Consideration for Automated Vehicles Suitable to Transport Intoxicated Persons	681
<i>William H. Widen, Marilyn C. Wolf</i>	
Improving Chip Design Enablement for Universities in Europe – a Position Paper	688
<i>Lukas Krupp, Ian O'Connor, Luca Benini, Christoph Studer, Joachim Rodrigues, Norbert Wehn</i>	
Filter-Based Adaptive Model Pruning for Efficient Incremental Learning on Edge Devices	695
<i>Jing-Jia Hung, Yi-Jung Chen, Hsiang-Yun Cheng, Hsu Kao, Chia-Lin Yang</i>	
DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch	702
<i>Zhen Yu, Jinhao Li, Jiaming Xu, Shan Huang, Jiancai Ye, Ningyi Xu, Guohao Dai</i>	
IterL2Norm: Fast Iterative L2-Normalization	709
<i>Changmin Ye, Yonguk Sim, Youngchae Kim, Seongmin Jin, Doo Seok Jeong</i>	

MPTorch-FPGA: A Custom Mixed-Precision Framework for FPGA-Based DNN Training	716
<i>Sami Ben Ali, Silviu-Ioan Filip, Olivier Sentieys, Guy Lemieux</i>	
MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures	723
<i>Do Yeong Kang, Yeong Hwan Oh, Chanwook Hwang, Jinhee Kim, Kang Eun Jeon, Jong Hwan Ko</i>	
Odin: Learning to Optimize Operation Unit Configuration for Energy-Efficient DNN Inferencing	730
<i>Gaurav Narang, Janardhan Rao Doppa, Partha Pratim Pande</i>	
Slipstream: Semantic-Based Training Acceleration for Recommendation Models	737
<i>Yassaman Ebrahimzadeh Maboud, Muhammad Adnan, Divya Mahajan, Prashant J. Nair</i>	
COMPASS: A Compiler Framework for Resource-Constrained Crossbar-Array Based In-Memory Deep Learning Accelerators	744
<i>Jihoon Park, Jeongin Choe, Dohyun Kim, Jae-Joon Kim</i>	
OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration	751
<i>Fangxin Liu, Ning Yang, Zongwu Wang, Xuanpeng Zhu, Haidong Yao, Xiankui Xiong, Qi Sun, Li Jiang</i>	
OpenC2: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro.....	753
<i>Tianchu Dong, Shaoxuan Li, Yihang Zuo, Hongwu Jiang, Yuzhe Ma, Shanshi Huang</i>	
Speeding-Up Successive Read Operations of STT-MRAM Via Read Path Alternation for Delay Symmetry	755
<i>Taehwan Kim, Jongsun Park</i>	
Co-UP: Comprehensive Core and Uncore Power Management for Latency-Critical Workloads	757
<i>Ki-Dong Kang, Gyeongseo Park, Daehoon Kim</i>	
Flexible Thermal Conductance Model (TCM) for Efficient Thermal Simulation of 3-D ICs and Packages	764
<i>Shunxiang Lan, Min Tang, Jun Ma</i>	
Thanos: Energy-Efficient Keyword Spotting Processor with Hybrid Time-Feature-Frequency-Domain Zero-Skipping.....	770
<i>Sangyeon Kim, Hyunmin Kim, Sungju Ryu</i>	
Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers.....	777
<i>Haonan Du, Chenyi Wen, Zhengrui Chen, Li Zhang, Qi Sun, Zheyu Yan, Cheng Zhuo</i>	
Efficient Hold Buffer Optimization by Supply Noise-Aware Dynamic Timing Analysis	784
<i>Lishuo Deng, Changwei Yan, Cai Li, Zhuo Chen, Weiwei Shan</i>	
LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture	791
<i>Chengxuan Yu, Yanshuang Teng, Wenhao Dai, Yongjiang Li, Wei W. Xing, Xiao Wu, Dan Niu, Zhou Jin</i>	
Cool3D: Cost-Optimized and Efficient Liquid Cooling for 3D Integrated Circuits.....	798
<i>Jing Li, Bingrui Zhang, Yuquan Sun, Wei Xing, Yuanqing Cheng</i>	

Joint DNN Partition and Thread Allocation Optimization for Energy-Harvesting MEC Systems	805
<i>Yizhou Shi, Liying Li, Yue Zeng, Peijin Cong, Junlong Zhou</i>	
Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention.....	812
<i>Bangqi Fu, Lixin Liu, Qijing Wang, Yutao Wang, Martin D. F. Wong, Evangeline F. Y. Young</i>	
A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs	819
<i>Dekang Zhang, Dan Niu, Zhou Jin, Yichao Dong, Jingweijia Tan, Changyin Sun</i>	
TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism	826
<i>Haomin Li, Fangxin Liu, Zongwu Wang, Dongxu Lyu, Shiyuan Huang, Ning Yang, Qi Sun, Zhuoran Song, Li Jiang</i>	
Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare	833
<i>Sungheon Jeong, Hamza Errahmouni Barkam, Sanggeon Yun, Yeseong Kim, Shaahin Angizi, Mohsen Imani</i>	
LCache: Log-Structured SSD Caching for Training Deep Learning Models	840
<i>Shucheng Wang, Zhiguo Xu, Zhandong Guo, Jian Sheng, Kaiye Zhou, Qiang Cao</i>	
OLORAS: Online Long Range Action Segmentation for Edge Devices.....	847
<i>Filippo Ziche, Nicola Bombieri</i>	
Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy	854
<i>M. L. Varshika, Jonathan Hollenbach, Nicolas Agostini, Ankur Limaye, Antonino Tumeo, Anup Das</i>	
SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings.....	861
<i>Renjie Wei, Zechun Liu, Yuchen Fan, Runsheng Wang, Ru Huang, Meng Li</i>	
Poros: One-Level Architecture-Mapping Co-Exploration for Tensor Algorithms.....	868
<i>Fuyu Wang, Minghua Shen</i>	
A CNN Compression Methodology for Layer-Wise Rank Selection Considering Inter-Layer Interactions	875
<i>Milad Kokhazadeh, Georgios Keramidas, Vasilios Kelefouras, Iakovos Stamoulis</i>	
FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs.....	882
<i>Xilong Xie, Liang Wang, Limin Xiao, Meng Han, Lin Sun, Shuai Zheng, Xiangrong Xu</i>	
Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection	889
<i>Junjiao Sun, Laura Gutiérrez Martín, Celia López Ongil, Jose Miranda, Jorge Portilla, Andrés Otero</i>	
KalmMind: A Configurable Kalman Filter Design Framework for Embedded Brain-Computer Interfaces	896
<i>Guy Eichler, Joseph Zuckerman, Luca P. Carloni</i>	
SegTransformer: Enhancing Softmax Performance Through Segmentation with a ReRAM-Based PIM Accelerator	898
<i>Yu Chen Wang, Ing-Chao Lin, Yuan-Hao Chang</i>	

Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)	900
<i>Alessio Bucaioni, Romina Eramo, Luca Berardinelli, Hugo Bruneliere, Benoit Combemale, Djamel Eddine Khelladi, Vittorioano Mutillo, Andrey Sadovkykh, Manuel Wimmer</i>	
Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project	906
<i>Alper Kanak, Salih Ergün, Ibrahim Arif, Ali Serdar Atalay, Serhat Ege Inanç, Oguzhan Herkiloglu, Ahmet Yazici, Yunus Sabri Kirca, Muhammed Ozberk, Alim Kerem Erdogmus, Ali Kafali, Dilara Bayar, Muhammed Oguz Tas, Luca Davoli, Laura Belli, Gianluigi Ferrari, Badar Muneer, Valentina Palazzi, Luca Roselli, Fabio Gelati</i>	
Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)	913
<i>Rajendra Bishnoi, Mohammad Amin Yaldagard, Said Hamdioui, Kanishkan Vadivel, Manolis Sifalakis, Nicolas Daniel Rodriguez, Pedro Julian, Lothar Ratschbacher, Maen Mallah, Yogesh Ramesh Patil, Rashid Ali, Fabian Chersi</i>	
Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project.....	920
<i>Luca Davoli, Laura Belli, Veronica Mattioli, Riccardo Raheli, Gianluigi Ferrari, Lorenzo Priano, Jaromir Hubalek, Lukas Smital, Andrea Nemcova, Daniela Chlibkova, Vlastimil Benes, Johan Plomp</i>	
Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN	927
<i>Fatma Jebali, Caaliph Andriamisaina, Mathieu Jan, Wolfgang Ecker, Florian Egert, Bernhard Fischer, Alessio Burrello, Daniele Jahier Pagliari, Sara Vinco, Giuseppe Tagliavini, Ingo Feldner, Andreas Mauderer, Axel Sauer, Arnór Kristmundsson, Alexander Schober, Téo Bernier, Matti Käyrä, Ulf Schlichtmann, Rocco Jonack</i>	
Multi-Partner Project: Enabling Digital Technologies for Holistic Health-Lifestyle Motivational and Assisted Supervision Supported by Artificial Intelligence Network (H2TRAIN)	933
<i>Juan A. Montiel-Nelson, Marco Ottella, Paolo Azzoni</i>	
Multi-Partner Project: Shaping the Vehicle of the Future - How FEDERATE and HAL4SDV Are Steering Europe's Software-Defined Vehicle Ecosystem	940
<i>Michael Paulweber, Andreas Eckel, Paolo Azzoni</i>	
Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0).....	944
<i>Anouar Nechi, Yasin Ghafourian, Belal Abu Naim, Thomas Gutt, George Dimitrakopoulos, Amira Moualhi, Mladen Berekovic, Pal Varga, Markus Tauber</i>	
Teleoperation as a Step Towards Fully Autonomous Systems.....	948
<i>Alex Bendrick, Daniel Tappe, Nora Sperling, Rolf Ernst, Andrea Nota, Selma Saidi, Frank Diermeyer</i>	
EDA-Aware RTL Generation with Large Language Models.....	956
<i>Mubashir Ul Islam, Humza Sami, Pierre-Emmanuel Gaillardon, Valerio Tenace</i>	
Accelerating Authenticated Block Ciphers Via RISC-V Custom Cryptography Instructions	962
<i>Yuhang Qiu, Wenming Li, Tianyu Liu, Zhen Wang, Zhiyuan Zhang, Zhihua Fan, Xiaochun Ye, Dongrui Fan, Zhimin Tang</i>	

NDPage: Efficient Address Translation for Near-Data Processing Architectures Via Tailored Page Table	969
<i>Qingcai Jiang, Buxin Tu, Hong An</i>	
SPIRE: Inferring Hardware Bottlenecks from Performance Counter Data	976
<i>Nicholas Wendt, Mahesh Ketkar, Valeria Bertacco</i>	
Improving Address Translation in Tagless DRAM Cache by Caching PTE Pages	983
<i>Osang Kwon, Yongho Lee, Seokin Hong</i>	
Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture	990
<i>Ilkin Aliyev, Jesus Lopez, Tosiron Adegbiya</i>	
Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework	997
<i>Xiangrong Xu, Yuanqiu Lv, Liang Wang, Limin Xiao, Meng Han, Runnan Shen, Jinqian Wang</i>	
HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs	1004
<i>Hunjong Lee, Jihun Lee, Jaewon Seo, Yunho Oh, Myung Kuk Yoon, Gunjae Koo</i>	
Buddy ECC: Making Cache Mostly Clean in CXL-Based Memory Systems for Enhanced Error Correction at Low Cost	1011
<i>Yongho Lee, Junbum Park, Osang Kwon, Sungbin Jang, Seokin Hong</i>	
A Performance Analysis of Chiplet-Based Systems	1018
<i>Neethu Bal Mallya, Panagiotis Strikos, Bhavishya Goel, Ahsen Ejaz, Ioannis Sourdis</i>	
A High-Performance and Flexible Accelerator for Dynamic Graph Convolutional Networks	1025
<i>Yingnan Zhao, Ke Wang, Ahmed Louri</i>	
Amphi: Practical and Intelligent Data Prefetching for the First-Level Cache	1032
<i>Xuan Tang, Zicong Wang, Shuiyi He, Dezun Dong, Xiangke Liao</i>	
SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel	1034
<i>Boyan Chen, Qingni Shen, Lei Xue, Jiarui She, Xiaolei Zhang, Xiapu Luo, Xin Zhang, Wei Chen, Zhonghai Wu</i>	
Exploiting SysML V2 Modeling for Automatic Smart Factories Configuration	1041
<i>Mario Libro, Sebastiano Gaiardelli, Marco Panato, Stefano Spellini, Michele Lora, Franco Fummi</i>	
HiDP: Hierarchical DNN Partitioning for Distributed Inference on Heterogeneous Edge Platforms	1048
<i>Zain Taufique, Aman Vyas, Antonio Miele, Pasi Liljeberg, Anil Kanduri</i>	
Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction	1055
<i>Giovanni Pollo, Alessio Burrello, Enrico Macii, Massimo Poncino, Sara Vinco, Daniele Jahier Pagliari</i>	
Autonomous UAV-Assisted IoT Systems with Deep Reinforcement Learning Based Data Ferry	1062
<i>Mason Conkel, Wen Zhang, Mimi Xie, Yufang Jin, Chen Pan</i>	
AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models	1069
<i>Douglas J. Townsell, Mimi Xie, Bin Wang, Fathi Amsaad, Varshitha Reddy Thanam, Wen Zhang</i>	
Power- And Deadline-Aware Dynamic Inference on Intermittent Computing Systems	1076
<i>Hengrui Zhao, Lei Xun, Jagmohan Chauhan, Geoff Merrett</i>	

Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing	1083
<i>Erxiang Ren, Cheng Qu, Li Luo, Yonghua Li, Zheyu Liu, Xinghua Yang, Qi Wei, Fei Qiao</i>	
FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal in-Memory Computing Hardware	1090
<i>Sohan Salahuddin Mugdho, Yuanbo Guo, Ethan G. Rogers, Weiwei Zhao, Yiyu Shi, Cheng Wang</i>	
Human-Centered Digital Twin for Industry 5.0.....	1097
<i>Francesco Biondani, Luigi Capogrosso, Nicola Dall'Ora, Enrico Fraccaroli, Marco Cristani, Franco Fummi</i>	
Energy-Aware Error Correction Method for Indoor Positioning and Tracking	1099
<i>Donguk Kim, Donkyu Baek, Yukai Chen, Enrico Macii, Massimo Poncino</i>	
Decentralizing IoT Data Processing: The Rise of Blockchain-Based Solutions	1101
<i>Giuseppe Spadavecchia, Marco Fiore, Marina Mongiello, Daniela De Venuto</i>	
Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries	1103
<i>Adrian Evans, Victor Roux-Sibillon, Joe Saad, Ivan Miro-Panades, Tetiana Aksenova, Lorena Anghel</i>	
ChipVQA: Benchmarking Visual Language Models for Chip Design.....	1105
<i>Haoyu Yang, Qijing Huang, Nathaniel Pinckney, Walker Turner, Wenfei Zhou, Yanqing Zhang, Chia-Tung Ho, Chen-Chia Chang, Haoxing Ren</i>	
FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware	1111
<i>Minwoo Kang, Mingjie Liu, Ghaith Bany Hamad, Syed M. Suhaib, Haoxing Ren</i>	
MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure.....	1117
<i>Pingchuan Mal, Zhengqi Gao, Meng Zhang, Haoyu Yang, Mark Ren, Rena Huang, Duane S. Boning, Jiaqi Gu</i>	
PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design.....	1123
<i>Yuchao Wu, Xiaofei Yu, Hao Chen, Yang Luo, Yeyu Tong, Yuzhe Ma</i>	
Hardware-Assisted Ransomware Detection Using Automated Machine Learning	1129
<i>Zhixin Pan, Ziyu Shu</i>	
RICH: Heterogeneous Computing for Real-Time Intelligent Control.....	1136
<i>Jintao Chen, Yuankai Xu, Yinchen Ni, An Zou, Yehan Ma</i>	
RT-VirtIO: Towards the Real-Time Performance of VirtIO in a Two-Tier Computing Architecture.....	1143
<i>Siwei Ye, Mingqing Sun, Huifeng Zhu, Yier Jin, An Zou</i>	
Enabling Security on the Edge: A CHERI Compartmentalized Network Stack.....	1150
<i>Donato Ferraro, Andrea Bastoni, Alexander Zuepke, Andrea Marongiu</i>	
Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring.....	1157
<i>Chaoqun Liang, Thomas Benz, Alessandro Ottaviano, Angelo Garofalo, Luca Benini, Davide Rossi</i>	
Exact Schedulability Analysis for Limited-Preemptive Parallel Applications Using Timed Automata in UPPAAL.....	1164
<i>Jonas Hansen, Srinidhi Srinivasan, Geoffrey Nelissen, Kim G. Larsen</i>	

Monomorphism-Based CGRA Mapping Via Space and Time Decoupling.....	1171
<i>Cristian Tirelli, Rodrigo Otoni, Laura Pozzi</i>	
AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA	1178
<i>Zhenyu Liu, Xilang Zhou, Faxian Sun, Jianli Chen, Jun Yu, Kun Wang</i>	
Ensuring Data Freshness for In-Storage Computing with Cooperative Buffer Manager	1185
<i>Jin Xue, Yuhong Song, Yang Guo, Zili Shao</i>	
Evaluating Compiler-Based Reliability with Radiation Fault Injection	1192
<i>Davide Baroffio, Tomás Antonio López, Federico Reghenzani, William Fornaciari</i>	
Umbra: An Efficient Framework for Trusted Execution on Modern TrustZone-Enabled Microcontrollers	1194
<i>Stefano Mercogliano, Alessandro Cilardo</i>	
Hardware/Software Co-Analysis for Worst Case Execution Time Bounds.....	1196
<i>Can Joshua Lehmann, Lars Bauer, Hassan Nassar, Heba Khdr, Jörg Henkel</i>	
SparSynergy: Unlocking Flexible and Efficient DNN Acceleration Through Multi-Level Sparsity.....	1198
<i>Jingkui Yang, Mei Wen, Junzhong Shen, Jianchao Yang, Yasong Cao, Jun He, Minjin Tang, Zhaoyun Chen, Yang Shi</i>	
PS-GS: Group-Wise Parallel Rendering with Stage-Wise Complexity Reductions for Real-Time 3D Gaussian Splatting	1205
<i>Joongho Jo, Jongsun Park</i>	
TxISC: Transactional File Processing in Computational SSDs	1212
<i>Penghao Sun, Shengan Zheng, Kaijiang Deng, Guifeng Wang, Jin Pu, Jie Yang, Maojun Yuan, Feng Zhu, Shu Li, Linpeng Huang</i>	
AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors	1219
<i>Navaneeth Kunhi Purayil, Matteo Perotti, Tim Fischer, Luca Benini</i>	
Performance Implications of Multi-Chiplet Neural Processing Units on Autonomous Driving Perception.....	1226
<i>Mohanad Odema, Luke Chen, Hyoukjun Kwon, Mohammad Abdullah Al Faruque</i>	
LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and Its Energy-Efficient Accelerator for Low-Precision On-Chip Training.....	1233
<i>Qinkai Xu, Yijin Liu, Yuan Meng, Yang Chen, Yunlong Mao, Li Li, Yuxiang Fu</i>	
LiGNN: Accelerating GNN Training Through Locality-Aware Dropout.....	1239
<i>Gongjian Sun, Mingyu Yan, Dengke Han, Runzhen Xue, Xiaochun Ye, Dongrui Fan</i>	
CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs.....	1246
<i>Jun Li, Xiaofei Xu, Zhibing Sha, Xiaobai Chen, Jieming Yin, Jianwei Liao</i>	
LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design	1253
<i>Renjie Wei, Songqiang Xu, Linfeng Zhong, Zebin Yang, Qingyu Guo, Yuan Wang, Runsheng Wang, Meng Li</i>	
Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs	1260
<i>Cyril Koenig, Enrico Zelioli, Luca Benini</i>	

Less is More: Optimizing Function Calling for LLM Execution on Edge Devices	1267
<i>Varatheepan Paramanayakam, Andreas Karatzas, Iraklis Anagnostopoulos, Dimitrios Stamoulis</i>	
SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML.....	1274
<i>Minqing Sun, Ruiqi Sun, Yingtao Shen, Wei Yan, Qinfen Hao, An Zou</i>	
A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint	1281
<i>H. Ekin Sumbul, Arne Symons, Lita Yang, Huichu Liu, Tony F. Wu, Matheus Trevisan Moreira, Debabrata Mohapatra, Abhinav Agarwal, Kaushik Ravindran, Chris Thompson, Yuecheng Li, Edith Beigne</i>	
A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks.....	1288
<i>Xiaolu Hu, Xinkuang Geng, Zhigang Mao, Jie Han, Honglan Jiang</i>	
Federated Reinforcement Learning for Optimizing the Power Efficiency of Edge Devices	1295
<i>Benedikt Dietrich, Rasmus Müller-Both, Heba Khdr, Jörg Henkel</i>	
Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with On-Chip Im2col	1302
<i>Md Mizanur Rahaman Nayan, Ritik Raj, Gouse Basha Shaik, Tushar Krishna, Azad J Naeemi</i>	
Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs	1309
<i>Prabhu Vellaisamy, Harideep Nair, Thomas Kang, Yichen Ni, Haoyang Fan, Bin Qi, Jeff Chen, Shawn Blanton, John Paul Shen</i>	
Adaptive Multi-Threshold Encoding for Energy-Efficient ECG Classification Architecture Using Spiking Neural Network.....	1316
<i>Sumit Diware, Yingzhou Dong, Mohammad Amin Yaldagard, Said Hamdioui, Rajendra Bishnoi</i>	
LowGradQ: Adaptive Gradient Quantization for Low-Bit CNN Training Via Kernel Density Estimation-Guided Thresholding and Hardware-Efficient Stochastic Rounding Unit	1323
<i>Sangbeom Jeong, Seungil Lee, Hyun Kim</i>	
PFASware: Quantifying the Environmental Impact of Per- And Polyfluoroalkyl Substances (PFAS) in Computing Systems.....	1325
<i>Mariam Elgamel, Abdulrahman Mahmoud, Gu-Yeon Wei, David Brooks, Gage Hills</i>	
Fast Machine Learning Based Prediction for Temperature Simulation Using Compact Models	1327
<i>Mohammadamin Hajikhodaverdian, Sherief Reda, Ayse K. Coskun</i>	
CPP-SGS: Cycle-Accurate Power Prediction Framework Via SNN and Genetic Signal Selection	1329
<i>Tong Liu, Zijun Jiang, Yangdi Lyu</i>	
FUSIS: Fusing Surrogate Models and Importance Sampling for Efficient Yield Estimation.....	1331
<i>Yanfang Liu, Wei W. Xing</i>	
RoTA: Rotational Torus Accelerator for Wear Leveling of Neural Processing Elements	1338
<i>Taesoo Lim, Hyeonjin Kim, Jingu Park, Bogil Kim, William J. Song</i>	
Location is All You Need: Efficient Lithographic Hotspot Detection Using Only Polygon Locations	1345
<i>Yujia Wang, Jiaying Wang, Dan Feng, Yuzhe Ma, Kang Liu</i>	

Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition	1352
<i>Mu Nie, Shidong Zhu, Aibin Yan, Cheng Zhuo, Xiaoqing Wen, Tianming Ni</i>	
MORE-Stress: Model Order Reduction Based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC	1358
<i>Tianxiang Zhu, Qipan Wang, Yibo Lin, Runsheng Wang, Ru Huang</i>	
Dynamic IR-Drop Prediction Through a Multi-Task U-Net with Package Effect Consideration.....	1365
<i>Yu-Hsuan Chen, Yu-Chen Cheng, Yong-Fong Chang, Yu-Che Lee, Jia-Wei Lin, Hsun-Wei Pao, Peng-Wen Chen, Po-Yu Chen, Hao-Yun Chen, Yung-Chih Chen, Chun-Yao Wang, Shih-Chieh Chang</i>	
Minimum Time Maximum Fault Coverage Testing of Spiking Neural Networks.....	1372
<i>Spyridon Raptis, Haralampos-G. Stratigopoulos</i>	
EGIS: Entropy Guided Image Synthesis for Dataset-Agnostic Testing of RRAM-Based DNNs.....	1379
<i>Anurup Saha, Chandramouli Amarnath, Kwondo Ma, Abhijit Chatterjee</i>	
NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead	1386
<i>Aibin Yan, Wangjin Jiang, Han Bao, Zhengfeng Huang, Tianming Ni, Xiaoqing Wen, Patrick Girard</i>	
InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM	1388
<i>Surendra Hemaram, Mahta Mayahinia, Mehdi B Tahoori, Francky Catthoor, Siddharth Rao, Sebastien Couet, Tommaso Marinelli, Anita Farokhnejad, Gouri Sankar Kar</i>	
Assessing Soft Error Reliability in Vectorized Kernels: Vulnerability and Performance Trade-Offs on Arm and RISC-V ISAs	1390
<i>Geancarlo Abich</i>	
Early Functional Safety and PPA Evaluation of Digital Designs	1392
<i>Michelangelo Bartolomucci, David Kingston, Teo Cupaiuolo, Alessandra Nardi, Riccardo Cantoro</i>	
FloppyFloat: An Open Source Floating Point Library for Instruction Set Simulators.....	1394
<i>Niko Zurstraßen, Nils Bosbach, Rainer Leupers</i>	
Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection	1400
<i>Xizhe Shil, Zizheng Guo, Yibo Lin, Runsheng Wang, Ru Huang</i>	
Static Global Register Allocation for Dynamic Binary Translators.....	1407
<i>Niko Zurstraßen, Nils Bosbach, Lennart M. Reimann, Rainer Leupers</i>	
CorrectBench: Automatic Testbench Generation with Functional Self-Correction Using LLMs for HDL Design.....	1413
<i>Ruidi Qiu, Grace Li Zhang, Rolf Drechsler, Ulf Schlichtmann, Bing Li</i>	
CISGraph: A Contribution-Driven Accelerator for Pairwise Streaming Graph Analytics.....	1420
<i>Songyu Feng, Mo Zou, Tian Zhi, Zidong Du</i>	
High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms	1427
<i>Nils Bosbach, Rebecca Pelke, Niko Zurstraßen, Jan Henrik Weinstock, Lukas Jünger, Rainer Leupers</i>	

RTHeter: Simulating Real-Time Scheduling of Multiple Tasks on Heterogeneous Architectures	1434
<i>Yinchen Ni, Jiace Zhu, Yier Jin, An Zou</i>	
Fast Interpreter-Based Instruction Set Simulation for Virtual Prototypes	1441
<i>Manfred Schlägl, Daniel Große</i>	
C2c-Gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects	1448
<i>Luis Bertran Alvarez, Ghassan Chehaibar, Stephen Busch, Pascal Benoit, David Novo</i>	
A 101 TOPS/W and 1.73 TOPS/mm ² 6T SRAM-Based Digital Compute-in-Memory Macro Featuring a Novel 2T Multiplier.....	1455
<i>Priyanshu Tyagi, Sparsh Mittal</i>	
De ² r: Unifying DVFS and Early-Exit for Embedded AI Inference Via Reinforcement Learning	1462
<i>Yuting He, Jingjin Li, Chengtai Li, Qingyu Yang, Zheng Wang, Heshan Du, Jianfeng Ren, Heng Yu</i>	
Continuous GNN-Based Anomaly Detection on Edge Using Efficient Adaptive Knowledge Graph Learning	1469
<i>Sanggeon Yun, Ryoza Masukawa, William Youngwoo Chung, Minhyoung Na, Nathaniel D. Bastian, Mohsen Imani</i>	
BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference.....	1476
<i>Cheng Gu, Gang Li, Xiaolong Lin, Jiayao Ling, Jian Cheng, Xiaoyao Liang</i>	
Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs	1483
<i>Severin Bochem, Victor J. B. Jung, Arpan Suravi Prasad, Francesco Conti, Luca Benini</i>	
HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization	1490
<i>Shambhavi Balamuthu Sampath, Leon Hecht, Moritz Thoma, Lukas Frickenstein, Pierpaolo Mori, Nael Fasfous, Manoj Rohit Vemparala, Alexander Frickenstein, Walter Stechele, Daniel Mueller-Gritschneider, Claudio Passerone</i>	
SolarML: Optimizing Sensing and Inference for Solar-Powered TinyML Platforms	1497
<i>Hao Liu, Qing Wang, Marco Zuniga</i>	
SAFELOC: Overcoming Data Poisoning Attacks in Heterogeneous Federated Machine Learning for Indoor Localization.....	1504
<i>Akhil Singampalli, Danish Gufran, Sudeep Pasricha</i>	
Hybrid Token Selector Based Accelerator for ViTs.....	1511
<i>Akshansh Yadav, Anadi Goyal, Palash Das</i>	
DAOP: Data-Aware Offloading and Predictive Pre-Calculation for Efficient MoE Inference.....	1518
<i>Yujie Zhang, Shivam Aggarwal, Tulika Mitra</i>	
SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions.....	1525
<i>Simone Manoni, Paul Scheffler, Luca Zanatta, Andrea Acquaviva, Luca Benini, Andrea Bartolini</i>	
REACT: Randomized Encryption with AI-Controlled Targeting for Next-Gen Secure Communication	1532
<i>Zhangying He, Hossein Sayadi</i>	

DuSGAI: A Dual-Side Sparse GEMM Accelerator with Flexible Interconnects.....	1534
<i>Wujie Zhong, Yangdi Lyu</i>	
DE2: SAT-Based Sequential Logic Decryption with a Functional Description.....	1536
<i>You Li, Guannan Zhao, Yunqi He, Hai Zhou</i>	
Hardware/Software Runtime for GPSA Protection in RISC-V Embedded Cores	1543
<i>Louis Savary, Simon Rokicki, Steven Derrien</i>	
Analog Circuit Anti-Piracy Security by Exploiting Device Ratings.....	1550
<i>Hazem H. Hammam, Hassan Aboushady, Haralampos-G. Stratigopoulos</i>	
Side-Channel Collision Attacks Against ASCON	1557
<i>Hao Zhang, Yiwen Gao, Yongbin Zhou, Jingdian Ming</i>	
Cute-Lock: Behavioral and Structural Multi-Key Logic Locking Using Time Base Keys	1563
<i>Kevin Lopez, Amin Rezaei</i>	
SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators	1570
<i>Salma Afifi, Ishan Thakkar, Sudeep Pasricha</i>	
One More Motivation to Use Evaluation Tools This Time for Hardware Multiplicative Masking of AES	1577
<i>Hemin Rahimi, Amir Moradi</i>	
Three Eyed Raven: An On-Chip Side Channel Analysis Framework for Run-Time Evaluation.....	1584
<i>M Dhilipkumar, Priyanka Bagade, Debapriya Basu Roy</i>	
RTL-Breaker: Assessing the Security of LLMs Against Backdoor Attacks on HDL Code Generation	1591
<i>Lakshmi Likhitha Mankali, Jitendra Bhandari, Manaar Alam, Ramesh Karri, Michail Maniatakos, Ozgur Sinanoglu, Johann Knechtel</i>	
MC ³ : Memory Contention-Based Covert Channel Communication on Shared DRAM System-on- Chips.....	1598
<i>Ismet Dagli, James Crea, Soner Seckiner, Yuanchao Xu, Selçuk Köse, Mehmet E. Belviranli</i>	
Comb Frequency Division Multiplexing: A Non-Binary Modulation for AirGap Covert Channel Transmission.....	1605
<i>Mohamed Alla Eddine Bahi, Maria Mendez Real, Maxime Pelcat</i>	
Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results.....	1607
<i>Mohammad Ebrahimabadi, Raphael Viera, Sylvain Guilley, Jean-Luc Danger, Jean-Max Dutertre, Naghmeh Karimi</i>	
Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models	1609
<i>Junyoung Lee, Shinhyoung Jang, Seohyun Kim, Jongho Park, Il Hong Suh, Hoon Sung Chwa, Yeseong Kim</i>	
Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba Via Aggressive Forgetting Strategy.....	1611
<i>Zhouquan Liu, Libo Huang, Ling Yang, Gang Chen, Wei Liu, Mingche Lai, Yongwen Wang</i>	

Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices.....	1613
<i>Seongsik Park, Jongkil Park, Hyun Jae Jang, Jaewook Kim, Yeonjoo Jeong, Gyu Weon Hwang, Inho Kim, Jong-Keuk Park, Kyeong Seok Lee, Suyoun Lee</i>	
Late Breaking Results: Hyperdimensional Regression with Fine-Grained and Scalable Confidence-Based Learning.....	1615
<i>Jiseung Kim, Hyunsei Lee, Tajana Rosing, Mohsen Imani, Yeseong Kim</i>	
Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference.....	1617
<i>Xuqi Zhu, Jiacheng Zhu, Huaizhi Zhang, Tamim M. Al-Hasan, Klaus D. McDonald-Maier, Xiaojun Zhai</i>	
Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators.....	1619
<i>Aikaterini Maria Panteleaki, Konstantinos Balaskas, Georgios Zervakis, Hussam Amrouch, Iraklis Anagnostopoulos</i>	
Late Breaking Results: Energy-Efficient Printed Machine Learning Classifiers with Sequential SVMs.....	1621
<i>Spyridon Besias, Ilias Sertaridis, Florentia Afentaki, Konstantinos Balaskas, Georgios Zervakis</i>	
Late Breaking Results: Towards Efficient Formal Verification of Dot Product Architectures	1623
<i>Lennart Weingarten, Kamalika Datta, Rolf Drechsler</i>	
MegaRoute: Universal Automated Large-Scale PCB Routing Method with Adaptive Step-Size Search.....	1625
<i>Haiyun Li, Jixin Zhang</i>	
Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting	1632
<i>Linhao Lu, Wenxin Yu, Hongwei Tian, Chenjin Li, Xinmiao Li, Zhaoqi Fu, Zhengjie Zhao, Jingwei Lu</i>	
IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning.....	1639
<i>Feng Guo, Jianwang Zhai, Jingyu Jia, Jiawei Liu, Kang Zhao, Bei Yu, Chuan Shi</i>	
Timing-Driven Detailed Placement with Unsupervised Graph Learning.....	1646
<i>Dhoui Lim, Heechun Park</i>	
Effective Macro Placement for Very Large Scale Designs Using MCTS Guided by Pre-Trained RL	1653
<i>Jai-Ming Lin, Zong-Ze Lee, Nan-Chu Lin</i>	
DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement	1660
<i>Chuyu Wang, Ke Hu, Fan Yang, Keren Zhu, Xuan Zeng</i>	
Bi-Level Optimization Accelerated DRC-Aware Physical Design Automation for Photonic Devices	1667
<i>Hao Chen, Yuzhe Ma, Yeyu Tong</i>	
GTN-Cell: Efficient Standard Cell Characterization Using Graph Transformer Network	1674
<i>Lihao Liu, Yunhui Li, Beisi Lu, Li Shang, Fan Yang</i>	
Wire-Bonding Finger Placement for FBGA Substrate Layout Design with Finger Orientation Consideration.....	1681
<i>Yu-En Lin, Yi-Yu Liu</i>	

A Parallel Floating Random Walk Solver for Reproducible and Reliable Capacitance Extraction	1687
<i>Jiechen Huang, Shuailong Liu, Wenjian Yu</i>	
A Comprehensive Inductance-Aware Modeling Approach to Power Distribution Network in Heterogeneous 3D Integrated Circuits.....	1694
<i>Quansen Wang, Vasilis F. Pavlidis, Yuanqing Cheng</i>	
SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices	1696
<i>Yipu Zhang, Jiawei Liang, Jian Peng, Jiang Xu, Wei Zhang</i>	
SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization	1703
<i>Jiayao Ling, Gang Li, Qinghao Hu, Xiaolong Lin, Cheng Gu, Jian Cheng, Xiaoyao Liang</i>	
AIRCHITECT V2: Learning the Hardware Accelerator Design Space Through Unified Representations	1710
<i>Jamin Seo, Akshat Ramachandran, Yu-Chuan Chuang, Anirudh Itagi, Tushar Krishna</i>	
Zebra: Leveraging Diagonal Attention Pattern for Vision Transformer Accelerator	1717
<i>Sukhyun Han, Seongwook Kim, Gwangeun Byeon, Jihun Yoon, Seokin Hong</i>	
Pushing Up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA	1724
<i>Jindong Li, Tenglong Li, Guobin Shen, Dongcheng Zhao, Qian Zhang, Yi Zeng</i>	
Leveraging Compute-In-Memory for Efficient Generative Model Inference in TPUs	1731
<i>Zhantong Zhu, Hongou Li, Wenjie Ren, Meng Wu, Le Ye, Ru Huang, Tianyu Jia</i>	
SparseInfer: Training-Free Prediction of Activation Sparsity for Fast LLM Inference	1738
<i>Jiho Shin, Hoeseok Yang, Youngmin Yi</i>	
Low-Rank Compression for IMC Arrays	1745
<i>Kang Eun Jeon, Johnny Rhe, Jong Hwan Ko</i>	
Integer Unit-Based Outlier-Aware LLM Accelerator Preserving Numerical Accuracy of FP-FP GEMM	1752
<i>Jehun Lee, Jae-Joon Kim</i>	
Leveraging Hot Data in a Multi-Tenant Accelerator for Effective Shared Memory Management.....	1759
<i>Chunmyung Park, Jicheon Kim, Eunjae Hyun, Xuan Truong Nguyen, Hyuk-Jae Lee</i>	
DOTS: DRAM-PIM Optimization for Tall and Skinny GEMM Operations in LLM Inference	1766
<i>Gyeonghwan Park, Sanghyeok Han, Byungkuk Yoon, Jae-Joon Kim</i>	
LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation	1768
<i>Dingyang Zou, Gaoche Zhang, Kairui Sun, Zhe Wen, Meiqi Wang, Zhongfeng Wang</i>	
Using OFF-Set Only for Corrupting Circuit to Resist Structural Attack in CAC Locking	1770
<i>Hsiang-Chun Cheng, Ruijie Wang, Tingting Hwang</i>	
Runtime Security Analysis of Monolithic 3D Embedded DRAM with Oxide-Channel Transistor.....	1777
<i>Eduardo Ortega, Jungyoun Kwak, Shimeng Yu, Krishnendu Chakrabarty</i>	
Exploring Large Integer Multiplication for Cryptography Targeting In-Memory Computing	1784
<i>Florian Krieger, Florian Hirner, Sujoy Sinha Roy</i>	

A Low-Complexity True Random Number Generation Scheme Using 3D-NAND Flash Memory.....	1791
<i>Ruibin Zhou, Jian Huang, Xianping Liu, Yuhan Wang, Xinrui Zhang, Yungen Peng, Zhiyi Yu</i>	
A Synthesizable Thyristor-Like Leakage-Based True Random Number Generator.....	1798
<i>Seohyun Kim, Jang Hyun Kim, Jongmin Lee</i>	
Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack Against Kyber	1805
<i>Jinnuo Li, Chi Cheng, Muyan Shen, Peng Chen, Qian Guo, Dongsheng Liu, Liji Wu, Jian Weng</i>	
CAS-PUF: Current-Mode Array-Type Strong PUF for Secure Computing in Area Constrained SoCs	1812
<i>Dimosthenis Georgoulas, Yiorgos Tsiatouhas, Vasileios Tenentes</i>	
FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption.....	1819
<i>Tengyu Zhang, Yufei Xue, Ling Liang, Zhen Gu, Yuan Wang, Runsheng Wang, Ru Huang, Meng Li</i>	
HFL: Hardware Fuzzing Loop with Reinforcement Learning	1826
<i>Lichao Wu, Mohamadreza Rostami, Huimin Li, Ahmad-Reza Sadeghi</i>	
REAP-NVM: Resilient Endurance-Aware NVM-Based PUF Against Learning-Based Attacks	1833
<i>Hassan Nassar, Ming-Liang Wei, Chia-Lin Yang, Jörg Henkel, Kuan-Hsun Chen</i>	
Accelerating Oblivious Transfer with a Pipelined Architecture	1835
<i>Xiaolin Li, Wei Yan, Hongwei Liu, Yong Zhang, Qinfen Hao, Yong Liu, Ninghui Sun</i>	
FPGA-Based Acceleration of MCMC Algorithm Through Self-Shrinking for Big Data.....	1837
<i>Shuanglong Liu, Shiyu Peng, Wan Shen</i>	
ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization	1844
<i>Ruiqi Chen, Jiayu Liu, Shidi Tang, Yang Liu, Yanxiang Zhu, Ming Ling, Bruno Da Silva</i>	
PreVV: Eliminating Store Queue Via Premature Value Validation for Dataflow Circuit on FPGA	1850
<i>Kuangjie Zou, Yifan Zhang, Zicheng Zhang, Guoyu Li, Jianli Chen, Kun Wang, Jun Yu</i>	
PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments.....	1857
<i>Jiayi Li, Hongxiao Zhao, Wenshuo Yue, Yihan Fu, Daijing Shi, Anjunyi Fan, Yuchao Yang, Bonan Yan</i>	
AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra- Row Parallel Merging.....	1864
<i>Enhao Tang, Shun Li, Hao Zhou, Guohao Dai, Jun Lin, Kun Wang</i>	
FAMERS: An FPGA Accelerator for Memory-Efficient Edge-Rendered 3D Gaussian Splatting.....	1871
<i>Yuanfang Wang, Yu Li, Jianli Chen, Jun Yu, Kun Wang</i>	
SmartMap: Architecture-Agnostic CGRA Mapping Using Graph Traversal and Reinforcement Learning	1878
<i>Fábio T. Ramos, Pedro E. F. Realino, Wagner A. Junior, Alex B. Vieira, Ricardo S. Ferreira, José Augusto M. Nacif</i>	
Dataflow Optimized Reconfigurable Acceleration for FEM-Based CFD Simulations	1885
<i>Anastassis Kapetanakis, Aggelos Ferikoglou, George Anagnostopoulos, Sotirios Xydis</i>	

A Resource-Aware Residual-Based Gaussian Belief Propagation Accelerator Toolflow	1891
<i>Omar Sharif, Christos-Savvas Bouganis</i>	
UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE.....	1898
<i>Yuying Zhang, Sharad Sinha, Jiang Xu, Wei Zhang</i>	
RGHT-Q: Reconfigurable GEMM Unit for Heterogeneous-Homogeneous Tensor Quantization	1905
<i>Seungho Lee, Donghyun Nam, Jeongwoo Park</i>	
Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE).....	1907
<i>Sven Argo, Henk Corporaal, Alejandro Garza, Marc Geilen, Manil Dev Gomony, Tim Güneysu, Adrian Marotzke, Fouwad Mir, Jan Richter-Brockmann, Jeffrey Smith, Mottaqiallah Taouil, Said Hamdioui</i>	
Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips: (Initial Stage).....	1914
<i>Mehdi Tahoori, Jürgen Becker, Jörg Henkel, Wolfgang Kunz, Ulf Schlichtmann, Georg Sigl, Jürgen Teich, Norbert Wehn</i>	
Multi-Partner Project: Sustainable Textile Electronics (STELEC).....	1920
<i>Bo Zhou, Mengxi Liu, Sizhen Bian, Daniel Geißler, Paul Lukowicz, Jose Miranda, Jonathan Dan, David Atienza, Mohamed Amine Riahi, Nobert Wehn, Russel Torah, Sheng Yong, Jidong Liu, Stephen Beeby, Magdalena Kohler, Berit Greinke, Junchun Yu, Vincent Nierstrasz, Leila Sheldrick, Rebecca Stewart, Tommaso Nieri, Matteo Maccanti, Daniele Spinelli</i>	
Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)	1925
<i>Marko Andjelkovic, Fabian Vargas, Milos Krstic, Luigi Dilillo, Alain Michez, Frederic Wrobel, Davide Bertozzi, Mikel Lujan, Christos Georgakidis, Nikolaos Chatzivangelis, Katerina Tsilingiri, Nikolaos Zazatis, Georgios Ioanis Paliaroutis, Pelopidas Tsoumanis, Christos Sotiriou</i>	
Multi-Partner Project: LoLiPoP-IoT – Design and Simulation of Energy-Efficient Devices for the Internet of Things	1931
<i>Jakub Lojda, Josef Strnadel, Pavel Smrz, Vaclav Simek</i>	
Multi-Partner Project: Reverse Engineering Methods for Trusted Chip Design (RESEC)	1938
<i>Bernhard Lippmann, Johanna Baehr, Alexander Hepp, Horst Gieser</i>	
Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)	1945
<i>Giulio Galderisi, Andreas Kramer, Andreas Fuchsberger, Jose Maria Gonzalez-Medina, Yuxuan He, Lee-Chi Hung, Marrit Jen Hong Li, Julian Kulenkampff, Maximilian Reuter, Lukas Wind, Masiar Sistani, Thomas Mikolajick, Bruno Neckel-Wesling, Marina Deng, Cristell Maneux, Pieter Harpe, Sonia Prado Lopez, Oskar Baumgartner, Chhandak Mukherjee, Eugenio Cantatore, Sandro Carrara, Klaus Hofmann, Walter M. Weber, Jens Trommer</i>	
Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach.....	1949
<i>Ilias Papalamprou, Aimilios Leftheriotis, Apostolos Garos, Georgios Gardikis, Maria Christopoulou, George Xilouris, Lampros Argyriou, Antonia Karamatskou, Nikolaos Papadakis, Emmanouil Kalotychos, Nikolaos Chatzivasileiadis, Dimosthenis Masouros, George Theodoridis, Dimitrios Soudris</i>	

Designing Secure Space Systems	1953
<i>Zain A. H. Hammadeh, Mohammad Hamad, Andrzej Olchawa, Milenko Starcik, Ricardo Fradique, Stefan Langhammer, Manuel Hoffmann, Florian Göhler, Daniel Lüdtke, Michael Felderer, Sebastian Steinhorst</i>	
Hybrid Exact and Heuristic Efficient Transistor Network Optimization for Multi-Output Logic.....	1963
<i>Lang Feng, Rongjian Liang, Hongxin Kong</i>	
Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis	1970
<i>Ruofei Tang, Xuliang Zhu, Lei Chen, Xing Li, Xin Huang, Mingxuan Yuan, Jianliang Xu</i>	
SimGen: Simulation Pattern Generation for Efficient Equivalence Checking	1977
<i>Carmine Rizzi, Sarah Brunner, Alan Mishchenko, Lana Josipovic</i>	
ELMap: Area-Driven LUT Mapping with k -LUT Network Exact Synthesis	1984
<i>Hongyang Pan, Keren Zhu, Fan Yang, Zhufei Chu, Xuan Zeng</i>	
Application of Formal Methods (SAT/SMT) to the Design of Constrained Codes.....	1991
<i>Sunil Sudhakaran, Clark Barrett, Mark Horowitz</i>	
WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction	1998
<i>Jiawei Liu, Zhiyan Liu, Xun He, Jianwang Zhai, Zhengyuan Shi, Qiang Xu, Bei Yu, Chuan Shi</i>	
Bias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization.....	2005
<i>Isabella Venancia Gardner, Marcel Walter, Yukio Miyasaka, Robert Wille, Michael Cochez</i>	
Timing-Driven Approximate Logic Synthesis Based on Double-Chase Grey Wolf Optimizer.....	2012
<i>Xiangfei Hu, Yuyang Ye, Tinghuan Chen, Hao Yan, Bei Yu</i>	
IRw: An Intelligent Rewriting	2019
<i>Haisheng Zheng, Haoyuan Wu, Zhuolun He, Yuzhe Ma, Bei Yu</i>	
Automatic Routing for Photonic Integrated Circuits Under Delay Matching Constraints	2021
<i>Yuchao Wu, Weilong Guan, Yeyu Tong, Yuzhe Ma</i>	
ML-Based AIG Timing Prediction to Enhance Logic Optimization	2023
<i>Wenjing Jiang, Jin Yan, Sachin S. Sapatnekar</i>	
HyAtten: Hybrid Photonic-Digital Architecture for Accelerating Attention Mechanism.....	2025
<i>Huize Li, Dan Chen, Tulika Mitra</i>	
SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support	2032
<i>Haikang Diao, Haoyi Zhang, Jiahao Song, Haoyang Luo, Yibo Lin, Runsheng Wang, Yuan Wang, Xiyuan Tang</i>	
SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors.....	2039
<i>Mariam Rakka, Jinhao Li, Guohao Dai, Ahmed Eltawil, Mohammed E. Fouda, Fadi Kurdahi</i>	
Comprehensive RISC- V Floating-Point Verification: Efficient Coverage Models and Constraint-Based Test Generation	2046
<i>Tianyao Lu, Anlin Liu, Bingjie Xia, Peng Liu</i>	
WinAcc: Window-Based Acceleration of Neural Networks Using Block Floating Point	2053
<i>Xin Ju, Jun He, Mei Wen, Jing Feng, Yasong Cao, Junzhong Shen, Zhaoyun Chen, Yang Shi</i>	

SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement	2060
<i>Lei Cai, Guojing Ge, Guibo Zhu, Jixin Zhang, Jinqiao Wang, Bowen Jia, Ning Xu</i>	
Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR_LSTM: Unsupervised Learning Residual LSTM	2067
<i>Jiayu Yang, Luyi Guo, Yicheng Li, Wang Wang, Zixu Li, Manni Li, Zijian Huang, Yinyin Lin, Yun Yin, Hongtao Xu</i>	
Compatibility Graph Assisted Automatic Hardware Trojan Insertion Framework.....	2074
<i>Gaurav Kumar, Ashfaq Hussain Shaik, Anjum Riaz, Yamuna Prasad, Satyadev Ahlawat</i>	
Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation	2081
<i>Wenyong Zhou, Zhengwu Liu, Taiqiang Wu, Chenchen Ding, Yuan Ren, Ngai Wong</i>	
HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement.....	2083
<i>Wanru Mao, Hanjie Liu, Guangyao Wang, Tianshuo Bai, Jingcheng Gu, Han Zhang, Xitong Yang, Aifei Zhang, Xiaohang Wei, Meng Wang, Wang Kang</i>	
INTO-OA: Interpretable Topology Optimization for Operational Amplifiers.....	2085
<i>Jinyi Shen, Fan Yang, Li Shang, Zhaori Bi, Changhao Yan, Dian Zhou, Xuan Zeng</i>	
Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning	2092
<i>Davide Basso, Luca Bortolussi, Mirjana Videnovic-Misic, Husni Habal</i>	
Formally Verifying Analog Neural Networks with Device Mismatch Variations.....	2099
<i>Yasmine Abu-Haeyeh, Thomas Bartelsmeier, Tobias Ladner, Matthias Althoff, Lars Hedrich, Markus Olbrich</i>	
Post-Layout Automated Optimization for Capacitor Array in Digital-to-Time Converter	2106
<i>Hefei Wang, Jianghao Su, Junhe Xue, Haoran Lyu, Junhua Zhang, Longyang Lin, Kai Chen, Lijuan Yang, Shenghua Zhou</i>	
Time-Domain 3D Electromagnetic Fields Estimation Based on Physics-Informed Deep Learning Framework.....	2111
<i>Huifan Zhang, Yun Hu, Pingqiang Zhou</i>	
TPC-GAN: Batch Topology Synthesis for Performance-Compliant Operational Amplifiers Using Generative Adversarial Networks.....	2118
<i>Yuhao Leng, Jinglin Han, Yining Wang, Peng Wang</i>	
Nanoelectromechanical Binary Comparator for Edge-Computing Applications.....	2125
<i>Victor Marot, Manu Bala Krishnan, Mukesh Kumar Kulsreshath, Elliott Worsey, Roshan Weerasekera, Dinesh Pamunuwa</i>	
Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis	2132
<i>Siou-Sian Lin, Shih-Yu Chen, Yu-Ping Huang, Tzu-Chuan Lin, Hung-Ming Chen, Wei-Zen Chen</i>	
ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces Across Different Technologies.....	2139
<i>Taehoon Kim, Minjeong Kim, Hankyu Chi, Byungjun Kang, Eunji Song, Woo-Seok Choi</i>	

Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables	2146
<i>Subhadip Ghosh, Endalk Y. Gebru, Chandramouli V. Kashyap, Ramesh Harjani, Sachin S. Sapatnekar</i>	
A 10ps-Order Flexible Resolution Time-to-Digital Converter with Linearity Calibration and Legacy FPGA.....	2153
<i>Kentaroh Katoh, Toru Nakura, Haruo Kobayashi</i>	
HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs	2155
<i>Klajd Zyla, Marco Liess, Thomas Wild, Andreas Herkersdorf</i>	
NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing	2162
<i>Yi Zhong, Zilin Wang, Yipeng Gao, Xiaoxin Cui, Xing Zhang, Yuan Wang</i>	
SPB: Towards Low-Latency CXL Memory Via Speculative Protocol Bypassing	2169
<i>Junbum Park, Yongho Lee, Sungbin Jang, Wonyoung Lee, Seokin Hong</i>	
SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs.....	2176
<i>Zhidan Zheng, Meng Lian, Mengchu Li, Tsun-Ming Tseng, Ulf Schlichtmann</i>	
BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems	2183
<i>Chongyi Yang, Bohan Hu, Peiyu Chen, Yinyi Liu, Wei Zhang, Jiang Xu</i>	
TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters Beyond 1000 FPU.....	2190
<i>Diyoun Shen, Yichao Zhang, Marco Bertuletti, Luca Benini</i>	
SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network	2197
<i>Yifan Guo, Jiawei Chen, Yexin Li, Yunxiang Zhang, Qing Zhang, Yuhang Zhang, Yongfu Li</i>	
Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement	2204
<i>Hao Gu, Xinglin Zheng, Youwen Wang, Keyu Peng, Ziran Zhu, Jun Yang</i>	
An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis.....	2211
<i>Jinghao Ding, Jiazhi Wen, Hao Tang, Zhaoqi Fu, Mengshi Gong, Yuanrui Qi, Wenxin Yu, Jinjia Zhou</i>	
Polynomial Formal Verification of Sequential Circuits Using Weighted-AIGs	2218
<i>Mohamed Nadeem, Chandan Kumar Jha, Rolf Drechsler</i>	
Word-Level Counterexample Reduction Methods for Hardware Verification	2225
<i>Zhiyuan Yan, Hongce Zhang</i>	
Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics.....	2232
<i>Sören Tempel, Tobias Brandt, Christoph Lüth, Christian Dietrich, Rolf Drechsler</i>	
Efficient SAT-Based Bounded Model Checking of Evolving Systems	2239
<i>Sophie Andrews, Matthew Sotoudeh, Clark Barrett</i>	
High-Throughput SAT Sampling.....	2246
<i>Arash Ardakani, Minwoo Kang, Kevin He, Qijing Huang, John Wawrzynek</i>	

SMT-Based Repairing Real-Time Task Specifications.....	2253
<i>Anand Yeolekar, Ravindra Metta, Samarjit Chakraborty</i>	
HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation.....	2260
<i>Quan Cheng, Wang Liao, Ruilin Zhang, Hao Yu, Longyang Lin, Masanori Hashimoto</i>	
Accelerating Cell-Aware Model Generation for Sequential Cells Using Graph Theory	2267
<i>Gianmarco Mongelli, Eric Faehn, Dylan Robins, Patrick Girard, Arnaud Virazel</i>	
An Efficient Parallel Fault Simulator for Functional Patterns on Multi-Core Systems.....	2274
<i>Xiaozhe Lin, Liyang Lai, Huawei Li, Biwei Xie, Xingquan Li</i>	
Spatial Modeling with Automated Machine Learning and Gaussian Process Regression Techniques for Imputing Wafer Acceptance Test Data.....	2281
<i>Ming-Chun Wei, Chun-Wei Shen, Hsun-Ping Hsieh</i>	
On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-Out Wafer-Level Packaging	2288
<i>Dhruv Thapar, Arjun Chaudhuri, Christopher Bailey, Ravi Mahajan, Krishnendu Chakraborty</i>	
Modeling and Analysis Technique for the Formal Verification of System-On-Chip Address Maps: Extended Abstract.....	2290
<i>Niels Mook, Erwin De Kock, Bas Arts, Soham Chakraborty, Arie Van Deursen</i>	
FrEDDY: Modular and Efficient Framework to Engineer Decision Diagrams Yourself.....	2292
<i>Rune Krauss, Jan Zielasko, Rolf Drechsler</i>	
Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework.....	2294
<i>Ruicheng Dai, Xuan Wang, Wenhui Liang, Xiaolong Shen, Menghui Xu, Leibin Ni, Gezi Li, Weikang Qian</i>	
Efficient Approximate Nearest Neighbor Search Via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs	2301
<i>Huijun Jin, Jieun Lee, Shengmin Piao, Sangmin Seo, Sein Kwon, Sanghyun Park</i>	
HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models.....	2308
<i>Tianfan Peng, Tianhua Xia, Jiajun Qin, Sai Qian Zhang</i>	
MCTA: A Multi-Stage Co-Optimized Transformer Accelerator with Energy-Efficient Dynamic Sparse Optimization	2315
<i>Heng Liu, Ming Han, Jin Wu, Ye Wang, Jian Dong</i>	
Circuits in a Box: Computing High-Dimensional Performance Spaces for Analog Integrated Circuits	2322
<i>Benedikt Ohse, Jürgen Kampe, Christopher Schneider</i>	
Gradient Approximation of Approximate Multipliers for High-Accuracy Deep Neural Network Retraining.....	2329
<i>Chang Meng, Wayne Burleson, Weikang Qian, Giovanni De Micheli</i>	
Segment-Wise Accumulation: Low-Error Logarithmic Domain Computing for Efficient Large Language Model Inference.....	2336
<i>Xinkuang Geng, Yunjie Lu, Hui Wang, Honglan Jiang</i>	

Lookup Table Refactoring: Towards Efficient Logarithmic Number System Addition for Large Language Models	2343
<i>Xinkuang Geng, Siting Liu, Hui Wang, Jie Han, Honglan Jiang</i>	
EVASION: Efficient KV CAche CompreSsion vIa PrOduct QuaNtization	2350
<i>Zongwu Wang, Fangxin Liu, Peng Xu, Qingxiao Sun, Junping Zhao, Li Jiang</i>	
SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation	2352
<i>Andrea Belano, Yvan Tortorella, Angelo Garofalo, Luca Benini, Davide Rossi, Francesco Conti</i>	
ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy	2354
<i>Jiaping Tang, Jianan Mu, Silin Liu, Zizhen Liu, Feng Gu, Xinyu Zhang, Leyan Wang, Shengwen Liang, Jing Ye, Huawei Li, Xiaowei Li</i>	
PESEC – a Simple Power-Efficient Single Error Correcting Coding Scheme for RRAM.....	2361
<i>Shlomo Engelberg, Osnat Keren</i>	
From Gates to SDCs: Understanding Fault Propagation Through the Compute Stack	2368
<i>Odyseas Chatzopoulos, George Papadimitriou, Dimitris Gizopoulos, Harish D. Dixit, Sriram Sankar</i>	
Rapid Fault Injection Simulation by Hash-Based Differential Fault Effect Equivalence Checks	2375
<i>Johannes Geier, Leonidas Kontopoulos, Daniel Mueller-Gritschneider, Ulf Schlichtmann</i>	
DEAR: Dependable 3D Architecture for Robust DNN Training.....	2382
<i>Ashish Reddy Bommana, Farshad Firouzi, Chukwufumnanya Ogbogu, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty</i>	
Improving Software Reliability with Rust: Implementation for Enhanced Control Flow Checking Methods.....	2389
<i>Jacopo Sini, Mohammadreza Amel Solouki, Massimo Violante, Giorgio Di Natale</i>	
Bridging the Gap Between Anomaly Detection and Runtime Verification: H-Classifiers	2396
<i>Hagen Heermann, Christoph Grimm</i>	
Criticality and Requirement Aware Heterogeneous Coherence for Mixed Criticality Systems.....	2403
<i>Safin Bayes, Mohamed Hassan</i>	
Protecting Cyber-Physical Systems Via Vendor-Constrained Security Auditing with Reinforcement Learning	2410
<i>Nan Wang, Kai Li, Lijun Lu, Zhiwei Zhao, Zhiyuan Ma</i>	
Adaptive Branch-And-Bound Tree Exploration for Neural Network Verification	2417
<i>Kota Fukuda, Guanqin Zhang, Zhenya Zhang, Yulei Sui, Jianjun Zhao</i>	
Towards Coherent Semantics: A Quantitatively Typed EDSL for Synchronous System Design	2424
<i>Rui Chen, Ingo Sander</i>	
Co-Design of Sustainable Embedded Systems-on-Chip.....	2426
<i>Jan Spieck, Dominik Walter, Jan Waschkeit, Jürgen Teich</i>	
Genetic Algorithm-Driven IMC Mapping for CNNs Using Mixed Quantization and MLC FeFETs.....	2428
<i>Alptekin Vardar, Franz Müller, Gonzalo Cuñarro, Nellie Laleni, Nandakishor Yadav, Thomas Kämpfe</i>	

OpenMFDA: Microfluidic Design Automation in Three Dimensions	2435
<i>Ashton Snelgrove, Daniel Wakeham, Skylar Stockham, Scott R. Temple, Pierre-Emmanuel Gaillardon</i>	
CLAIRE: Composable Chiplet Libraries for AI Inference	2442
<i>Pragnya Sudershan Nalla, Emad Haque, Yaotian Liu, Sachin S. Sapatnekar, Jeff Zhang, Chaitali Chakrabarti, Yu Cao</i>	
A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals	2449
<i>Haoran Lu, Xun Jiang, Yanbang Chu, Ziqiao Xu, Rui Guo, Wanyue Peng, Yibo Lin, Runsheng Wang, Heng Wu, Ru Huang</i>	
Column-Wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators	2456
<i>Jiyeon Kim, Kang Eun Jeon, Yulhwa Kim, Jong Hwan Ko</i>	
DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory	2463
<i>Lanlan Cui, Yichuan Wang, Renzhi Xiao, Miao Li, Xiaoxue Liu, Xinhong Hei</i>	
Write-Optimized Persistent Hash Index for Non-Volatile Memory.....	2470
<i>Renzhi Xiao, Dan Feng, Yuchong Hu, Yucheng Zhang, Lanlan Cui, Lin Wang</i>	
DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-bank Requests	2477
<i>Jungi Hyun, Minseok Seo, Seongho Jeong, Hyuk-Jae Lee, Xuan Truong Nguyen</i>	
SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis	2484
<i>Kunming Shao, Fengshi Tian, Xiaomeng Wang, Jiakun Zheng, Jia Chen, Jingyu He, Hui Wu, Jinbo Chen, Xihao Guan, Yi Deng, Fengbin Tu, Jie Yang, Mohamad Sawan, Tim Kwang-Ting Cheng, Chi-Ying Tsui</i>	
Late Breaking Results: Thermal Feasibility of Backside Integrated LDOs in 2.5D/3D System-In-Package Using Nanosheet Technology.....	2491
<i>Yukai Chen, Subrat Mishra, Julien Ryckaert, Dwaipayan Biswas, James Myers</i>	
Late Breaking Results: Physical Co-Design for Field-Coupled Nanocomputing.....	2493
<i>Simon Hofmann, Marcel Walter, Robert Wille</i>	
Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors	2495
<i>Luca Colagrande, Jayanth Jonnalagadda, Luca Benini</i>	
Late Breaking Results: Is Reconfigurable-Based Obfuscation Secure?	2497
<i>Zain Ul Abideen, Levent Aksoy, Samuel Pagliarini</i>	
Late Breaking Results: SoC-FPGA HW Trojan Leaking Data Through EM Covert Channel	2499
<i>Marie-Aïnhua Nicolas, Jordane Lorandel, Christophe Moy</i>	
Late Breaking Results: Automatic Anomaly Detection Method in Physical Unclonable Functions Using Data Mining Techniques	2501
<i>Mohammad Reza Heidari Iman, Sergio Vinagrero Gutierrez, Elena-Ioana Vatajelu, Giorgio Di Natale</i>	
Late Breaking Results: Practical Electromagnetic Fault Injection on Intel Neural Compute Stick 2.....	2503
<i>Shivam Bhasin, Dirmanto Jap, Prasanna Ravi, Marina Krcek, Stjepan Picek</i>	

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators.....	2505
<i>Filip Masar, Vojtech Mrazek, Lukas Sekanina</i>	
Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs.....	2507
<i>P. Bernardi, B. Borio, G. Insinga, B. Mendicino, M. Battilana, M. Coppetta, N. Mautone, P. Scaramuzza, F. Tengler, R. Ullmann</i>	
Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi- Cloud Ecosystem.....	2509
<i>Manolis Katsaragakis, Orfeas Filippopoulos, Christos Sad, Dimosthenis Masouros, Dimitrios Spatharakis, Ioannis Dimolitsas, Nikos Filinis, Anastasios Zafeiropoulos, Kostas Siozios, Dimitrios Soudris, Symeon Papavassiliou</i>	
Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure.....	2515
<i>Mohammad Hamad, Michael Kühn, Haralambos Mouratidis, Eleni-Maria Kalogeraki, Christos Gizelis, Dimitris Papanikas, Athanasios Bountiukos-Spinaris, Charilaos Skandylas, Evangelos Raptis, Andreas Alexopoulos, Grigorios Chrysos, Mina Marmpena, Sevasti Politi, Konstantinos Lieros, Papagiannopoulos Nikolaos, Iordanis Xanthopoulos, Spyros Papastergiou, Sotiris Ioannidis, Mikael Asplund, Marc-Oliver Pahl, Sebastian Steinhorst</i>	
Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. the ICSC Flagship 2 Project.....	2522
<i>Cristina Silvano, Fabrizio Ferrandi, Serena Curzel, Daniele Ielmini, Stefania Perri, Fanny Spagnolo, Pasquale Corsonello, Sebastiano Fabio Schifano, Cristian Zambelli, Angelo Garofalo, Francesco Conti, Luca Benini</i>	
Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services.....	2529
<i>Ioannis Chrysakis, Evangelos Agorogiannis, Nikoleta Tsampanaki, Michalis Vourtzoumis, Eva Chondrodima, Yannis Theodoridis, Domen Mongus, Ben Capper, Martin Wagner, Aris Sotiropoulos, Fábio André Coelho, Cláudia Vanessa Brito, Panos Protopapas, Despina Brasinika, Ioanna Fergadiotou, Christos Doulkeridis</i>	
Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations	2536
<i>Panagiota Nikolaou, Antonis Savva, Ioannis Sorokos, Koorosh Aslansefat, Sondess Missaoui, Akram Mohammed Naveed, Daniel Hillen, Marc Lorenz, Martin D. Walker, Manos Papoutsakis, Simos Gerasimou, Panayiotis Kolios, Yiannis Papadopoulos, Jan Reich, Sotiris Ioannidis, Maria K. Michael</i>	
Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective	2543
<i>Francesca Palumbo, Francesco Ratto, Claudio Rubattu, Maria Katiuscia Zedda, Tiziana Fanni, Veena Rao, Bart Driessen, Jeronimo Castrillon</i>	
Multi-Partner Project: BIM-Powered Environmental Data Agent for More Resilient and Trustworthy Data Centers.....	2550
<i>Oguzhan Herkiloglu, Ali Serdar Atalay, Ibrahim Arif, Salih Ergün, Alper Kanak</i>	
Multi-Partner Project: Resilient Time-Sensitive Networks (ResTSN)	2554
<i>Marc Boyer, Rafik Henia</i>	

Author Index