

2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2025)

**Lyon, France
5-7 May 2025**



**IEEE Catalog Number: CFP25DDE-POD
ISBN: 979-8-3315-2802-7**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25DDE-POD
ISBN (Print-On-Demand):	979-8-3315-2802-7
ISBN (Online):	979-8-3315-2801-0
ISSN:	2334-3133

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Energy-Efficient Neural Network Inference Through Golomb-Rice Compression of Activations for Edge Devices.....	1
<i>Mounika Vaddeboina, Alper Yilmazer, Wolfgang Ecker</i>	
LLM-Assisted Performance Estimation of Embedded Software on RISC-V Processors.....	7
<i>Weiyang Zhang, Muhammad Hassan, Rolf Drechsler</i>	
DEAR-CNN: Data-Efficient Assessment of Resiliency in Convolutional Neural Networks	13
<i>Nicolò Bellarmino, Alberto Bosio, Riccardo Cantoro, Annachiara Ruospo, Ernesto Sanchez</i>	
Towards an Automated Debugging Approach for Fault Identification in Quantum Circuits	19
<i>Anton Maidl, Abhoy Kole, Kamalika Datta, Jannis Stoppe, Rolf Drechsler</i>	
River: Sneak Path Aware READ-Based In-Memory Computing for 1T1M Memristive Crossbars.....	31
<i>Till Schnittka, Chandan Kumar Jha, Sallar Ahmadi-Pour, Rolf Drechsler</i>	
An Innovative Data Mining Technique for Automatic Anomaly Detection in Physical Unclonable Functions	37
<i>Mohammad Reza Heidari Iman, Sergio Vinagrero Gutierrez, Elena-Ioana Vatajelu, Giorgio Di Natale</i>	
Comparative Study of Safety and Security-Protected AES Designs	43
<i>Daniel Thirion, Jean-Marc Daveau, Valentin Egloff, David Hely, Vincent Beroulle, Philippe Roche</i>	
Mitigating DoS Attacks on CAN: A Priority-Raise Approach and Its Timing Analysis.....	49
<i>Mingqing Zhang, Alejandro Masrur</i>	
A Survey on Automatic Assertion Miners	55
<i>Mohammad Reza Heidari Iman, Giorgio Di Natale, Katell Morin-Allory</i>	
S4V: A Benchmark Suite of Transient Execution Attacks for RISC-V Processors.....	61
<i>Elia Lazzeri, Matteo Colella, Gianluca Furano, Luca Cassano</i>	
Design of a Low-Power 4.3 Gb/s Transceiver Using Pre-computed Lookup Tables.....	68
<i>Hussien Abdo, Jan Lappas, Mohammadreza Esmaeilpour, Christian Weis, Norbert Wehn</i>	
Accuracy Enhancement of Resistor-String Digital-to-Analog Converters Through Averaging Dynamic Element Matching.....	74
<i>Francesco Gagliardi, Michele Dei</i>	
Tunable Voltage Reference Circuit in a Standard 65nm CMOS Technology	80
<i>Róbert Ondica, David Maljar, Miroslav Potocný, Daniel Arbet, Viera Stopjaková</i>	
Implementation of Dynamic SISD-SIMD Integer Dividers	86
<i>Gianluca Radi, Ares Tahiraga, Robert Kunzelmann, Ties Jan Henderikus Kluter, Wolfgang Ecker</i>	
Lazy Man's Resynthesis for Glitching-Aware Power Minimization	92
<i>Andrea Costamagna, Xiaoqing Xu, Giovanni De Micheli, Dino Ruic</i>	
Boosting SW Development Efficiency with Function Lifetime Diagrams.....	99
<i>Christoph Hazott, Daniel Große</i>	

Ultra-Thin-Body and Buried Oxide FD-SOI Next Generation Nodes and eNVM Technologies for Advanced IC Design.....	105
<i>Claire Fenouillet-Beranger, Laurent Fesquet, Rihab Chouk, Gabriel Pares, Baudoin Martineau, Marie-Claire Cyrille, Thierry Poiroux, Olivier Billoint, Dominique Noguet</i>	
Modeling and Simulation of Thermal Faults in Batteries for Enhanced Safety	115
<i>Francesco Tosoni, Sara Vinco, Franco Fummi</i>	
A Two-Stage Approximation Methodology for Efficient DNN Hardware Implementation	119
<i>Amir Hossein Hadipour, Atousa Jafari, Muhammad Awais, Marco Platzner</i>	
Bridging Quantization and Deployment: A Fixed-Point Workflow for FPGA Accelerators	123
<i>Obed M. Mogaka, Håkan Forsberg, Masoud Daneshtalab</i>	
Controllability-Based Circuit Similarity Estimation	127
<i>Michal Žáček, Petr Fišer</i>	
Analysis and Mitigation of Soft-Errors in GPU-accelerated Hyperspectral Image Classifiers	131
<i>Sergiu-Mohamed Abed, Juan-David Guerrero-Balaguera, Josie E. Rodriguez Condia, Gianluca De Lucia, Marco Lapegna, Matteo Sonza Reorda</i>	
Study of an OPTO-ASIC for a Functionally Safe Speed Sensor Using the Spatial Frequency Filter Method	135
<i>Frank Wasinski, Werner Bonath, Ubbo Ricklefs, Michael Schwarz, Josef Börcsök</i>	
Automatic Generation of Input-Aware Approximate Arithmetic Circuits	139
<i>Mario Barbareschi, Salvatore Barone, Alberto Bosio, Bastien Deveautour, Ali Piri, Marcello Traiola</i>	
RL-Agent-based Early-Exit DNN Architecture Search Framework.....	145
<i>Mahdi Taheri, Parth Patne, Natalia Cherezova, Ali Mahani, Christian Herglotz, Maksim Jenihhin</i>	
Domain-Specific Design Abstraction with Emphasis on Neural Networks.....	149
<i>Maryam Rajabalipanah, Zahra Hojati, Zahra Jahanpeima, Zainalabedin Navabi</i>	
CrosSym: Cross-Level Verification of SystemC Peripherals Using Symbolic Execution.....	153
<i>Karl Aaron Rudkowski, Sallar Ahmadi-Pour, Rolf Drechsler</i>	
Stratified Sampling: Fast Estimation of Quantization Effects on DNN	157
<i>Milot Quentin, Dardaillon Mickaël, Menard Daniel</i>	
Inference Energy Analysis in Context of Hardware-Aware NAS.....	161
<i>Michal Pinos, Jan Klhufek, Vojtech Mrazek, Lukas Sekanina</i>	
Duality and Resonance in RLC–circuits. Exact Formulas for Phase, Amplitude Resonance and Bandwidth	165
<i>Daniel Blokhin</i>	

Author Index