

2025 26th International Symposium on Quality Electronic Design (ISQED 2025)

**San Francisco, California, USA
23-25 April 2025**



**IEEE Catalog Number: CFP25250-POD
ISBN: 979-8-3315-0943-9**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25250-POD
ISBN (Print-On-Demand):	979-8-3315-0943-9
ISBN (Online):	979-8-3315-0942-2
ISSN:	1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2025

WELCOME to ISQED 2025

ISQED Committees

ISQED Best Papers of 2025

Program at a Glance

Keynote and Luncheon Speakers; Panel

Embedded Tutorials

Corporate and Technical Sponsors

Call for Papers: ISQED 2026

SESSION 1A: Innovations in In-Memory Computing for AI and High-Performance Hardware

Chair: Ahmedullah Aziz, The University of Tennessee, Knoxville

In-Memory Template Matching with Approximated PCC Computation Leveraging Memristive System 1

Sree Nirmillo Biswash Tushar¹, Sk Hasibul Alam¹, Graham Buchanan¹, Rocco Febbo¹, Hritom Das²,
Garrett Rose¹, ¹University of Tennessee, Knoxville, ²Oklahoma State University

**An Error-resilient Compute-in-memory 3D FPCA Architecture for High-performance Floating-point
Operations 9**

Hasita Veluri and Dilip Vasudevan, Lawrence Berkeley National Laboratory

HIDE: A Hyperdimensional In-DRAM Encoder for Fast and Energy-Efficient Classification 18

Ahmed Mamdough and Dayane Reis, University of South Florida

SESSION 1B: Security Primitives in Modern Designs

Chair: Hossein Sayadi, California State University, Long Beach

XORed Carry Chain Ring Oscillator Factored True Random Number Generator 25

Kanish R and Madhav Rao, International Institute of Information Technology Bangalore

**Non-Homogeneous Composite Karatsuba Multipliers Factored Hardware-Efficient ECDSA
Generation and Verification Accelerator Units 32**

Pruthvi Parate, Alwin Shaju, Sanampudi Gopala Krishna Reddy, Vasanthi D R, Madhav Rao,
International Institute of Information Technology Bangalore

Device Boot-up Security Restoration with Post-Quantum Split-key KEM 39

Joonas Ahola, Sampo Sovio, Jan-Erik Ekberg, Huawei Technologies Oy

Quantum Data Breach: Reusing Training Dataset by Untrusted Quantum Clouds 47

Suryansh Upadhyay and Swaroop Ghosh, Pennsylvania State University

RollGuard: Defending RPC Manipulation Attacks in Optimistic Rollups with Graph ML 54

Alvi Ataur Khalil and Mohammad Ashiqur Rahman, Florida International University

SESSION 1C: Design Verification and High-Speed Memory Testing

Chair: Chidhambaranathan Rajamanikam, Synopsys Inc.

AutoFlows: Inferring Message Flows from System Communication Traces 62

Bardia Nadimi and Hao Zheng, University of South Florida

**Automated Verilog Assertion Generation using Fine-Tuned LLMs with Subtask-Specific
Iterative Prompting 70**

Mohammad Shahidzadeh¹, Behnam Ghavami², Steven Wilton², Lesley Shannon¹,

¹Simon Fraser University, ²University of British Columbia

Leveraging DDR5 RCDs for High-Speed DDR5 Protocol Analysis: A Novel Approach to RDIMM Testing	77
Xinran Li, FuturePlus Systems	
Formal Verification of a Custom Compiler for a Fully Homomorphic Encryption Accelerator	85
Zhenkun Yang, Suvadeep Banerjee, Jeremy Casas, Jin Yang, Intel Corporation	
SESSION 2A: Generative AI and its Application to Design Automation	
Chair: Chidhambaranathan Rajamanikkam, Synopsys Inc.	
EDA-Debugger: An LLM-based Framework for Automated EDA Runtime Issue Resolution	92
Junyan Li ¹ , Sam-Zaak Wong ² , Gwok-Waa Wan ² , Xi Wang ^{1,2} , Yang Jun ^{1,2} , ¹ Southeast University, ² NCTIEDA	
VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency	99
Zhuorui Zhao ¹ , Ruidi Qiu ¹ , Ing-Chao Lin ² , Grace Li Zhang ³ , Bing Li ⁴ , Ulf Schlichtmann ¹ , ¹ Technical University of Munich, ² National Cheng Kung University, ³ TU Darmstadt, ⁴ University of Siegen	
Paradigm-Based Automatic HDL Code Generation Using LLMs	106
Wenhao Sun ¹ , Bing Li ² , Grace Li Zhang ³ , Xunzhao Yin ⁴ , Cheng Zhuo ⁴ , Ulf Schlichtmann ¹ , ¹ Technical University of Munich, ² University of Siegen, ³ TU Darmstadt, ⁴ Zhejiang University	
Toward Automated Potential Primary Asset Identification in Verilog Designs	114
Subroto Nath and Benjamin Tan, University of Calgary	
SESSION 2B: Security-aware Design Flow for Integrated Circuits	
Chair: Tasnuva Farheen, Louisiana State University	
FlexGuard: Dynamic Scoring and Stochastic Routing for Balanced Security-Performance in 3D NoCs	121
Mahdi Hasanzadeh ¹ , Ebad Taheri ² , Jason Green ¹ , Abdolhossein Sarrafzadeh ¹ , Ahmad Patooghy ¹ , ¹ North Carolina A&T State University, ² Independent Researcher	
REDACTOR: eFPGA Redaction for DNN Accelerator Security	129
Yazan Baddour, Ava Hedayatipour, Amin Rezaei, California State University, Long Beach	
Power and Area-Efficient ECC Processor with Sequential Recursive Polynomial Multiplier Implementation	137
Pruthvi Parate, Alwin Shaju, Vasanthi D R, Madhav Rao, International Institute of Information Technology Bangalore	
A PPA- and Security-aware Physical Design Flow	144
Chun-Wei Chiu and Ting-Chi Wang, National Tsing Hua University	
The Impact of Logic Locking on Confidentiality: An Automated Evaluation	152
Lennart Reimann ¹ , Evgenii Rezunov ¹ , Dominik Germek ² , Luca Collini ³ , Christian Pilato ⁴ , Ramesh Karri ³ , Rainer Leupers ¹ , ¹ RWTH Aachen University, ² Robert Bosch GmbH, ³ NYU Tandon School of Engineering, ⁴ Politecnico di Milano	
SESSION 2C: Efficient Hardware Architectures for AI and Approximate Computing	
Chair: Ahmedullah Aziz, The University of Tennessee, Knoxville	
Efficient Self-Supervised Continual Learning with Progressive Task-correlated Layer Freezing	160
Li Yang ¹ , Sen Lin ² , Fan Zhang ³ , Junshan Zhang ⁴ , Deliang Fan ⁵ , ¹ University of North Carolina at Charlotte, ² University of Houston, ³ Johns Hopkins University, ⁴ University of California Davis, ⁵ Arizona State University	
Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators	168
Yuhao Liu ^{1,3} , Salim Ullah ² , Akash Kumar ^{2,3} , ¹ Technische Universitaet Dresden, ² Ruhr-Universitaet Bochum, ³ Center for Scalable Data Analytics and Artificial Intelligence	
LibApprox: A Comprehensive Library for Performance Efficient Approximate Circuits	177
Bhargav D V, Dantu Nandini Devi, Rachana Kaparathi, Madhav Rao, International Institute of Information Technology-Bangalore	

Meta-Heuristic Optimization for Designing Error Diluted Weight Stationary Approximate Systolic Array Architecture	184
Dantu Nandini Devi, Bindu G Gowda, Madhav Rao, International Institute of Information Technology Bangalore	
Design of Hardware-Efficient Inexact Multiplier using Evolutionary Algorithm Factored by Multi-variate Approximation	192
Dantu Nandini Devi, Saketh Gajawada, Madhav Rao, International Institute of Information Technology Bangalore	

SESSION PW1: Short Presentation & WIP Session 1

Chair: Avani Dave, Intel Corp.

Area-optimized 2D Interleaved Adder Tree Design for Sparse DCIM Edge Processing	200
Akash Sankhe, Mukul Lokhande, Radheshyam Sharma, Santosh Vishvakarma, Indian Institute of Technology Indore	
Hardware and Algorithm Codesign for Efficient Gaze Tracking in Virtual Reality System *	206
Haiyu Wang, Wenxuan Liu, Sai Qian Zhang, New York University	
Reinforcement Learning for Testtime Optimization in the Network-on-Chip based Systems	207
Anantha Ganesh Karikar Kamath, Aditya Kulkarni, Himanshu Singh, Kanchan Manna, BITS Pilani	
Efficient and Scalable Place and Route Methodology for Large-Scale Hierarchical Designs: Achieving Faster Turnaround Time and Predictability	214
Subhadeep Aich, Rajanikant Sakariya, Vivek Joshi, Texas Instruments	
Die Area Reduction by Decongesting Top Channels using Novel Feedthrough Insertion Methodology in Hierarchical SoC Designs	220
Rajanikant Sakariya, Subhadeep Aich, Vivek Joshi, Roger Griesmer, Texas Instruments	
DT2HDL: A Binary Decision Tree to HDL Generation Tool	226
Qijia Tang, Dinesh Pamunuwa, Roshan Weerasekera, University of Bristol	
Adding Context to LLM-Guided Verilog Repair	234
Abdelrahman Elnaggar and Benjamin Tan, University of Calgary	
A Max Weighted-Matching based Non-Greedy Post-HLS Power Gating Technique with Comprehensive Power Modeling	241
Xiuyan Zhang and Shantanu Dutt, University of Illinois at Chicago	
Therunet-SP: 2.5D IC Thermal Simulation Using U-Net Convolution and Scaling Procedure	250
Yu-Min Lee, Shun-Ping Huang, Ying-Hui Lin, National Yang Ming Chiao Tung University	
MERBAG: Mesh Error Based Adaptive Grid Generation in System-Level Thermal Analysis	256
Yu-Min Lee, Shih-Chieh Hsu, Bo-Yi Tsai, Zong-Lin Lu, National Yang Ming Chiao Tung University	

SESSION PW2: Short Presentation & WIP Session 2

Chair: Hao Jiang, San Francisco State University

Illuminati: A Simulation Framework for Modeling and Evaluating Photonic Neural Networks	264
Andy Wolff and Avinash Karanth, Ohio University	
Evaluating LLM-based Communicative Agents for Verilog Design	271
Parker Link and Benjamin Tan, University of Calgary	
Weighted Vertex Cover using Disjoint Set Data Structures for the Memory Reconfiguration Problem *	279
Rouwaida Kanj, Synopsys	
Guardians of the Quantum GAN	280
Archisman Ghosh, Debarshi Kundu, Avimta Chatterjee, Swaroop Ghosh, Pennsylvania State University	
Graphene-Based FPGA Design and Optimization at the 7nm FinFET Technology Node	288
Sheng Lu ¹ , Zhenlin Pei ¹ , Liuting Shang ¹ , Sungyong Jung ² , Qilian Liang ¹ , Chenyun Pan ¹ , ¹ The University of Texas at Arlington, ² South Dakota State University	
Function Approximation using Analog Building Blocks in Flexible Electronics	295
Paula Lozano Duarte ¹ , Aradhana Dube ¹ , Georgios Zervakis ² , Mehdi Tahoori ¹ , Sani Nassif ³ , ¹ Karlsruhe Institute of Technology, ² University of Patras, ³ Radyalis LLC	

Deep Learning-Based ASM-ESD Forward I-V Parameter Extraction *	302
Fredo Chavez and Sourabh Khandelwal, Macquarie University	
Exploring Parallel Implementation of SPHINCS+ using Advanced Vector Extensions (AVX) Sets	303
Yaoyun Zhou, Kavin Rajasekaran, Qian Wang, University of California, Merced	
Cross-Layer EM Fault Injection Assessment Framework	311
Hanqiu Wang ¹ , Ruochen Dai ¹ , Tuba Yavuz ¹ , Xiaolong Guo ² , Orlando Arias ³ , Dean Sullivan ⁴ , Michael Lee ¹ , Honggang Yu ¹ , Siqi Dai ¹ , Domenic Forte ¹ , Shuo Wang ¹ , ¹ University of Florida, ² Kansas State University, ³ University of Massachusetts Lowell, ⁴ University of New Hampshire	
Adversarial Assertions	319
Prabhat Mishra, University of Florida	
SESSION PW3: Short Presentation & WIP Session 3	
Chair: Sushant Sadangi, Intel Corporation	
Optimizing Post-quantum Crypto Algorithms in Embedded IoT Systems *	327
Ben Dong and Qian Wand, University of California, Merced	
Analysis of the Impact of LFSR Architecture on Accuracy of Stochastic Computing Processors	328
Seongmo An, Sangho Lee, Jinyoung Shin, Yue Ri Jeong, Seung Eun Lee, Seoul National University of Science and Technology	
Aging Attack on Systolic Array-based AI accelerators via NBTI-Induced Aging *	333
Masoud Heidary and Biresh Kumar Joardar, University of Houston	
Analysis of Short and Aging Faults in TSVs at the Physical Level with Parametric Variation	334
Prosen Kirtonia ¹ , Shelby Williams ¹ , Prasanna Kawatker ¹ , Kasem Khalil ² , Magdy Bayoumi ¹ , ¹ University of Louisiana at Lafayette, ² University of Mississippi	
Energy-Aware DNN Task Scheduling with Dynamic Batching and Frequency Adjustment	340
Vasileios Pentsos ¹ , Spyros Tragoudas ¹ , Kiriti Gowda ² , Mike Schmit ² , ¹ Southern Illinois University of Carbondale, ² Advanced Micro Devices, Inc.	
LUTAccel: Look-up-Table based Vector Systolic Accelerator on FPGAs	348
Aashish Tiwary, Saketh Gajawada, Jay Shah, Nanditha Rao, International Institute of Information Technology, Bangalore	
RL-Driven Fine-Grained Power Gating for Modern Processors using Multi-Layer Perceptron Models	355
Naman Kalra and Jaynarayan Tudu, Indian Institute of Technology Tirupati	
RECminThrash: Recency and Eviction Count Based Cache Replacement Policy to Minimize Thrashing at the Last Level Caches *	361
Chetan Kumar and Arijit Nath, Indian Institute of Information Technology, Guwahati	
Precision Unwound: Fine-Tuning Loop Unrolling for Energy-efficient FPGA-based PQC using HLS *	362
Srijeet Guha ¹ and Andrea Guerrieri ² , ¹ Nvidia, ² HES-SO	
Assertion-Based Trojan Localization Using Iterative Path Sensitization	363
Suriya Srinivasan, Andrew Jones, Cameron Hingson, Gannon Darrach, Ranga Vemuri, University of Cincinnati	
SESSION 3A: Simulation and Analysis in VLSI Design	
Chair: Srinu Krishnamoorthy, Intel Corporation	
DAPP: Delay Aware Power Prediction	371
Sagar Satapathy and Dip Sankar Banerjee, Indian Institute of Technology Jodhpur	
Thermal Model Extraction at Chip Boundaries for Thermal Simulation of Chip in a System	379
Kai-Xiang Lin, Yu-Min Lee, Bo-Yi Tsai, National Yang Ming Chiao Tung University	
Analysis of VF-TLP ESD Measurements using Machine Learning	385
Seyed Hossein Hosseini ¹ , Mehrdad Nourani ¹ , Theo Smedes ² , Charvaka Duvvury ³ , ¹ The University of Texas at Dallas, ² NXP Semiconductors, ³ iT2 Technologies	
Machine Learning-Based Pruning Algorithm of Partitioning Techniques for Circuit Simulation	393
Qian Chen, Xiaofeng Yang, Shengli Lu, Southeast University	

SESSION 3B: Recent Trends in Cognitive Computing Hardware

Chair: Hongyu An, Michigan Technological University

- Explainable AI-Guided Efficient Approximate DNN Generation for Multi-Pod Systolic Arrays** 401
Ayesha Siddique, Khurram Khalil, Khaza Anuarul Hoque, University of Missouri-Columbia
- PhotoGAN: Generative Adversarial Neural Network Acceleration with Silicon Photonics** 409
Tharini Suresh, Salma Affi, Sudeep Pasricha, Colorado State University
- Keep All in Memory with Maxwell: a Near-SRAM Computing Architecture for Edge AI Applications** 417
Gregoire Eggermann, Giovanni Ansaloni, David Atienza, École Polytechnique Fédérale de Lausanne (EPFL)
- Efficient Digital Architecture of Spiking Encoders for Neuromorphic Accelerators** 424
Ruizhe Li, Muhammad Farhan Azmine, Gauri Sharma, Yang Yi, Virginia Tech
- Region Masking to Accelerate Video Processing on Neuromorphic Hardware** 432
Sreetama Sarkar¹, Sumit Shrestha¹, Yue Che¹, Leobardo E Campos Macias¹, Gourav Datta¹, Peter Beerel¹, ¹University of Southern California, ²Intel Labs, ³Case Western Reserve University

SESSION 3C: Neuromorphic Computing for Next-gen Machine Intelligence

Chair: Kang Bai, AFRL

- Energy-Efficient Neuromorphic Closed-Loop Modulation System for Parkinson's Disease** 439
Ananna Biswas, Md Akhtaruzzaman, Hongyu An, Michigan Technological University
- Compressed CNN for Inferring Rapid RF Fingerprints using Memristor Crossbar Array** 446
Josh Li¹, Jianbin Huang², Michael Jiang³, Kang Jun Bai⁴, ¹University of Maryland Baltimore County, ²San Francisco State University, ³University of Illinois Urbana-Champaign, ⁴Air Force Research Laboratory
- Modular Approach for Controlling Multi-Agent Systems with Natural Language** 452
Christian Brazeau, Air Force Research Lab Information Directorate (AFRL/RITB)
- R2CTA: Reinforcement Learning and Reservoir Computing based Chiplets TSV Assignment** 458
Xiaomeng Wang and Cindy Yang Yi, Virginia Tech

SESSION 4A: VLSI Physical Design Methodologies

Chair: Chidhambaranathan Rajamanikkam, Synopsys Inc.

- Obstacle-aware Synthesis of the Bus Topology Considering Wire Length Minimization** 465
Meng Lian¹, Yushen Zhang¹, Mengchu Li¹, Tsun-Ming Tseng¹, Shejun Sun², Ulf Schlichtmann¹,
¹Technical University of Munich, ²Huawei Device Co., Ltd
- A Comprehensive Approach to Characterizing V_T Mismatch Derates for Physical Design and Timing Signoff** 473
Pravin Chandran, Srinivas Bodapati, Hitesh Sharma, Intel Corp.
- Open-ALOE: An Analog Layout Automation Flow for the Open-Source Ecosystem** 480
Yueting Li¹, Xingyu Ni², Sara Achour², Boris Murmann³,
¹University of California, Berkeley, ²Stanford University, ³University of Hawaii, Manoa
- Improving Routability Prediction via NAS using a Smooth One-shot Augmented Predictor** 486
Arjun Sridhar, Chen-Chia Chang, Junyao Zhang, Yiran Chen, Duke University

SESSION 4B: Security Evaluation in Complex Designs

Chair: Tasnuva Farheen, Louisiana State University

- Genetic Algorithm-Assisted Golden-Free Standard Cell Library Extraction from SEM Images** 494
Mengdi Zhu, Ronald Wilson, Reiner Dizon-Paradis, Olivia Dizon-Paradis, Domenic Forte, Damon Woodard, University of Florida
- A Framework for PCB Design File Reconstruction from X-ray CT Annotations** 502
Carson Sobolewski, David Koblah, Domenic Forte, University of Florida
- i-Know What You Do: Privacy Evaluation of Apple Smartphones with Remote Acoustic Side-Channels** 510
Oswa Amro, Sanapala Jaswanth, Sai Dishanth Banoth, Urbi Chatterjee, Indian Institute of Technology Kanpur

ML-based Real-Time URL Inspection with Hardware Acceleration for Enhanced Web Security 518
Majid Nezarat¹, Erfan Khedersolh¹, Hadi Shahriar Shahhosseini¹, Amin Rezaei²,
¹Iran University of Science and Technology, ²California State University, Long Beach

MATTER: Multi-stage Adaptive Thermal Trojan for Efficiency and Resilience Degradation 524
Mehdi Elahi¹, Mohamed R.Elshamy², Abdel-Hameed Badawy², Mahdi Fazeli³, Ahamd Patooghy¹,
¹North Carolina A&T State University, ²New Mexico State University, ³Halmstad University

SESSION 4C: Generative AI on Edge

Chair: Amey Kulkarni, NVIDIA

MambaLiteSR: Image Super-Resolution with Low-Rank Mamba using Knowledge Distillation 532
Romina Aalishah, Mozghan Navardi, Tinoosh Mohsenin, Johns Hopkins University

State of Hardware Fuzzing: Current Methods and the Potential of Machine Learning and Large Language Models 540
Kevin Immanuel Gubbi, Mohammadnavid Tarighat, Arvind Sudarshan, Inderpreet Kaur, Pavan Dheeraj Kota, Avesta Sasan, Houman Homayoun, University of California, Davis

Dynamic Partial Reconfiguration of FPGAs for Energy-Efficient Machine Learning Inference in IoT Systems 547
Ethan Chen, Junting Deng, Chia Jen Cheng, Jiachen Xu, John Kan, Yuyi Shen, Vanessa Chen, Carnegie Mellon University

Leveraging Generative AI for Platform Hardware Design Automation - Learnings and Recommendations 552
Srini Krishnamoorthy, Intel Corp.

SESSION 5A: Memristive and Charge-Trap Devices for Next-Gen Computing

Chair: Sushant Sadangi, Intel Corporation

Behavioral Model of Charge-Trap Transistors for Neuromorphic Systems 556
Ataollah Saeed Monir¹, Navid Rezazadeh², John Gosson², Boris Vaisband³,
¹McGill University, ²Blumind, ³University of California, Irvine

All-Optical Reconfigurable Activation Function based on Saturable Absorption 562
Oceane Destras¹, Felipe Gohring de Magalhaes¹, Sébastien Le Beux², Gabriela Nicolescu¹,
¹Polytechnique Montréal, ²Concordia University

Formal Verification of Error Bounds for Resistive-Switching-based Multilevel Matrix-Vector Multipliers 570
Kemal Çaglar Coskun¹, Chandan Kumar Jha¹, Muhammad Hassan^{1,2}, Rolf Drechsler^{1,2},
¹University of Bremen, ²DFKI GmbH

Robust and Efficient NAND-like TST-MRAM with Parallel Write/Read Operations and Reconfigurable PUF Mode 578
Songhan Zhang, Xianzeng Guo, Yaling Wang, Chao Wang, Bi Wang, Zhao hao Wang, Beihang University

A Novel Full Adder Design Using Hybrid Memristor Ratioed Logic 583
Hussein Fadlallah¹, Rouwaida Kanj^{1,2}, Basma Hajri³,
¹American University of Beirut, ²Synopsys, ³Qualcomm

SESSION 5B: AI-Driven Embedded Computing and Power-Aware System Design

Chair: Srini Krishnamoorthy, Intel Corporation

V-SYNC-Aware GPU DVFS Governor for Efficient Game Application Execution on Mobile Devices . 592
En-Ming Huang^{1,2}, Yu-Fu Kao², Yan-Hong Lu², Chun-Yi Lee¹, ¹National Taiwan University, ²Google, Inc.

Energy-Efficient QoS-Aware Scheduling for S-NUCA Many-Cores 599
Sudam Wasala¹, Jurre Wolff¹, Yixian Shen¹, Anuj Pathania¹, Clemens Grelck^{1,2}, Andy Pimentel¹,
¹University of Amsterdam, ²Friedrich Schiller University

Deep Neural Network Inference Partitioning in Embedded Hybrid Analog-Digital Systems 607
Fabian Kreß¹, Julian Hoefer¹, Qiushi Lin², Patrick Schmidt¹, Zhenhua Zhu², Yu Zhu², Tanja Harbaum¹, Yu Wang², Juergen Becker¹, ¹Karlsruhe Institute of Technology, ²Tsinghua University

Real-time Thermal Map Characterization and Analysis for Commercial GPUs with AI Workloads 615

Jincong Lu¹, Sachin Sachdeva¹, Yuxuan Lin², Sheldon Tan¹,
¹University of California, Riverside, ²The Overlake School

**IMU-based Motion Trajectory Reconstruction and Recognition with Dynamic Calibration
on Embedded System Platform 623**

Kai-Po Hsu¹, Tsung-Han Lai¹, Yi-Ting Li¹, Wuqian Tang¹, Yun-Ju Lee¹, Yung-Chih Chen², Wen-Hsin Chiu¹,
Chun-Yao Wang¹, ¹National Tsing Hua University, ²National Taiwan University of Science and Technology

SESSION 5C: Design Innovation and Acceleration in the Nanometer Era

Chair: Rasit Onur Topaloglu, Adeia

Ternary-valued Associative Processor Design 631

Mira Hout¹, Rouwaida Kanj², Ahmed Eltawil³, Mohammed Fouda⁴, ¹American University of Beirut,
²Synopsys, ³King Abdullah University of Science and Technology, ⁴Rain Neuromorphics Inc.

A Time-Borrowing Method for High-Performance Bundled-Data Asynchronous Circuits 641

Bohan Wang¹, Zeyang Xu¹, Lingfeng Zhou¹, Huiyao Wang¹, Jinghai Wang¹, Zhiyi Yu^{1,2}, Shanlin Xiao^{1,2},
¹Sun Yat-Sen University, ²Guangdong Provincial Key Laboratory of Optoelectronic Information Processing
Chips and Systems

Machine Learning Assisted Magnetic-core Coupled Inductor Design for Interleaved Buck Converter 647

Maliha Elma, Navya Goli, Umamaheswara Tida, North Dakota State University

**A Modified RC and Delay based ESD Clamp Circuit with False-trigger Immunity during
Normal Supply Operation (*presentation-only*)**

Naresh Kumar, Divya Agarwal, Rajesh Narwal, STMicroelectronics

**SESSION 6A: Advances in Quantum Computing: Security, Optimization, and AI
Integration**

Chair: Srini Krishnamoorthy, Intel Corporation

Watermarking of Quantum Circuits 655

Rupshali Roy and Swaroop Ghosh, Pennsylvania State University

Optimizing Quantum Embedding using Genetic Algorithm for QML Applications 662

Koustubh Phalak, Archisman Ghosh, Swaroop Ghosh, Pennsylvania State University

Quantum Prometheus: Defying Overhead with Recycled Ancillas in Quantum Error Correction 671

Avimita Chatterjee, Archisman Ghosh, Swaroop Ghosh, Pennsylvania State University

AI-driven Reverse Engineering of QML Models 678

Archisman Ghosh and Swaroop Ghosh, Pennsylvania State University

SESSION 6B: Advanced Signal Processing and AI Acceleration

Chair: Rasit Onur Topaloglu, Adeia

Accelerating Reliability Analysis for Aging and Self-heating using Machine Learning 685

Tarek Mohamed¹ and Hussam Amrouch², ¹University of Stuttgart, ²Technical University of Munich

A Generalized Hardware-Efficient Gabor Wavelet Architecture for Medical Image Processing 691

Priyanka Agarwal, Pruthvi Parate, Madhav Rao, International Institute of Information Technology Bangalore

Notch Filter Based Readout Interface for Hall-effect Sensors for DC and High-Frequency Currents 698

Ayesha Hassan, Aireen Amir Jalal, Asma Mahar, Alan Mantooth, University of Arkansas

**Piecewise-Linear Approximation of Self-Attention and Its Accuracy-Aware Training for
Area-Efficient Vision Transformer Inference Accelerator 703**

Teppei Kawamura, Yutaka Masuda, Tohru Ishihara, Nagoya University

SESSION 6C: Intelligent and Secure Computing for Next-Gen Systems

Chair: Hossein Sayadi, California State University, Long Beach

**Energy-efficient Persistently Secure Block-based Differential Checkpointing for
Energy Harvesting Devices 710**

Shyamala Palanisamy, Wei Wei, Mimi Xie, University of Texas at San Antonio

- Energy-Adaptive Checkpoint-Free Intermittent Inference for Low Power Energy Harvesting Systems ... 718**
 Sahidul Islam, Wei Wei, Jishnu Banerjee, Chen Pan, The University of Texas at San Antonio
- Efficient Object Detection from Fused RGB and IR Aerial Images Enhanced by Token Selection 725**
 Raghavendra Chitroju Kodanda Saiayappa, Tanvi Banerjee, Wen Zhang, Wright State University
- Obfuscation-Resistant Hardware Malware Detection: A Stacked Denoising Autoencoder Approach .. 733**
 Zhangying He, Chelsea Fernandes, Hossein Sayadi, California State University, Long Beach
- Navigating the Trilemma: Security, Power, and Performance Trade-offs in Bluetooth Low Energy .. 743**
 Ning Miao¹, Chongzhou Fang¹, Ruijie Fang¹, Ruoyu Zhang¹, Mahdi Eslamimehr², Setareh Rafatirad¹,
 Hossein Sayadi³, Houman Homayoun¹, ¹University of California, Davis, ²University of California, Los
 Angeles, ³California State University, Long Beach

SESSION 7B: Optimizing Memory, Power, and Computation for Next-Gen Systems

Chair: Murthy Palla, Synopsys Inc.

- Exploiting The Presence of Abundant Zero Data to Improve NVM Lifespan 751**
 Arijit Nath and Harsh Raj, IIIT Guwahati
- Battery State of Health Estimation Using LLM Framework 757**
 Aybars Yunusoglu¹, Dexter Le², Murat Isik³, Karn Tiwari⁴, I. Can Dikmen⁵, Teoman Karadag⁵,
¹Purdue University, ²Drexel University, ³Stanford University, ⁴Indian Institute of Science, Bangalore,
⁵Temsa Research & Development Center
- SPEED: Scalable and Predictable EnhancEments for Data Handling in Autonomous Systems 765**
 Dongjoo Seo¹, Changhoon Sung², Junseok Park³, Ping-Xiang Chen¹, Bryan Donyanavard², Nikil Dutt¹,
¹University of California, Irvine, ²San Diego State University, ³Kookmin University
- An FPGA-based Emulation Process for Dynamic Quantum Circuits 772**
 Yicheng Song and Zeljko Zilic, McGill University
- Sharp-Edge: A Robust Edge Computing Solution through Performance Monitoring Using
 Tiny Machine Learning 780**
 Mehdi Amininasab¹, Mahdi Fazeli², Ahmad Patooghy³,
¹Independent Scholar, ²Halmstad University, ³North Carolina A&T State University

SESSION 7C: Hardware Techniques in Quantum Computing Security

Chair: Yuntao Liu, Lehigh University

- Quantum Quandaries: Unraveling Encoding Vulnerabilities in Quantum Neural Networks 787**
 Suryansh Upadhyay and Swaroop Ghosh, Pennsylvania State University
- Stealthy Conditional Trojans in Quantum Circuits 794**
 Jayden John, Lakshaman Golla, Qian Wang, University of California, Merced
- OPAQUE: Obfuscating Phase in Quantum Circuit Compilation for Efficient IP Protection 801**
 Anees Rehman¹, Vincent Langford², Jayden John³, Yuntao Liu²,
¹Independent Researcher, ²Lehigh University, ³University of California, Merced
- Exploration of Vulnerabilities of Fault-Tolerant Quantum Computing 807**
 Theodoros Trochatos¹, Christopher Kang², Frederic Chong², Jakub Szefer³,
¹Yale University, ²University of Chicago, ³Northwestern University