

2025 Conference of Science and Technology of Integrated Circuits (CSTIC 2025)

**Shanghai, China
24-25 March 2025**

Pages 1-444



**IEEE Catalog Number: CFP2560Y-POD
ISBN: 979-8-3315-1336-8**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2560Y-POD
ISBN (Print-On-Demand):	979-8-3315-1336-8
ISBN (Online):	979-8-3315-1335-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Ferroelectric Materials, Devices and Chip Technologies for Enhanced Computational and Storage Capabilities	1
<i>Genquan Han, Xiao Yu, Jiajia Chen, Chengji Jin, Huan Liu, Haoji Qian, Jiuren Zhou, Bing Chen, Yan Liu, Yue Hao</i>	
Extract Parameters from Cv Curves Using a Machine Learning Method	5
<i>Wenwen Fei, Byunghak Lee, Bing Li, Dongqing Cao, Xiaowei Zhong, Yuming Chen, Kang Ma, Qihao Sun, Shasha Li</i>	
Optimization of the Safe Operation Area in Step-Gate NLDMOS.....	8
<i>Pingrui Kang, Yixian Song, Xiaoyun Huang, Chenggang Xu, Dawei Gao, Kai Xu</i>	
Optimization of the Figure-Of-Merit in Drain-Extended MOS with a Salicide Block Structure	11
<i>Xiaoyun Huang, Yixian Song, Pingrui Kang, Chenggang Xu, Zenan Wang, Dawei Gao, Kai Xu</i>	
Optimization of a Novel Integrated Zener Diode with Polysilicon Structure for Gate Protection in 55 nm BCD Technology	14
<i>Yanning Chen, Pingrui Kang, Fang Liu, Bo Wu, Yongfeng Deng, Xiaoyun Huang, Yixian Song, Yongyu Wu, Dawei Gao, Kai Xu</i>	
Influence of Fluorine Implant on 3.3V NMOS Performance	17
<i>Wu Tian, Kang Wang, Wen-Yong Jiang, Xing Liu, Yong Wang, Dao-Xin Yang, Hong-Xiang Mo, Jian-Hua Ju, Wen-Feng Ding, Zhuo-Jie Wu</i>	
RRAM-Based in-Memory Computing for Intelligent Applications	20
<i>Zongwei Wang, Yujie Chen, Lin Bao, Qishen Wang, Yuhang Yang, Shengyu Bao, Jingwei Sun, Linbo Shan, Qilin Zheng, Cuimei Wang, Yimao Cai, Ru Huang</i>	
The SAS Implant Integration Optimization in the Cell Scaling of 4Xnm ETOX nor Flash.....	24
<i>Zhuangzhuang Wang, Yihang Du, Chun Yao, Lin Gu, Hu Wang, Hui Wang, Hualun Chen</i>	
A Novel Solution to Improve Reliability Characteristics of Advanced Node ETOX NOR-Flash Memory	27
<i>Yihang Du, Lin Gu, Hualun Chen, Zhuangzhuang Wang, Chun Yao, Anxian Xiong, Ying Feng, Hu Wang, Hui Wang, Aojun Wu, Jine Liang</i>	
The Structural Optimization of LDMOS with Low-Temperature-Oxide Field Plate	30
<i>Yixian Song, Xiaoyun Huang, Pingrui Kang, Chenggang Xu, Shuang Wang, Zenan Wang, Dawei Gao, Kai Xu</i>	
Design, Fabrication, and Process Optimization of Low-Voltage Super Junction TG MOSFET	33
<i>Hongzhou Lu, Zhiyuan Hu, Guoji Qiu, Tao Xu, Qing Liu, Dawei Bi, Zhengxuan Zhang</i>	
A Novel Load-Si-Cut SOI Nanosheets Transistors with Ultrathin SiGe Cladded Si Channel Structure to Suppress Leakage and Enhance Driven Current.....	36
<i>Longyu Sun, Yu Zhou, Haoyan Liu, Yongliang Li</i>	
Performance Evaluation of Spin-Orbit Torque Magnetic Random-Access Memory at 77K.....	39
<i>Zhongkui Zhang, Qingtao Xia, Junda Qu, Chao Wang, Dapeng Zhu, Zhaohao Wang, Kaihua Cao</i>	

Throughput Enhancement for Dual-Bit/Cell Split-Gate Floating-Gate Flash Memory Cell with Non-Self Aligned Process Technology	42
<i>Donghua Liu, Xin Huang, Yingtong Zhang</i>	
Hafnium Missing Induced SRAM HTOL Fail in Scaled HKMG Technologies.....	45
<i>Lanying Wei, Dongyan Tao, Yang Li</i>	
Investigation of the GIDL Current Shift Phenomenon in Symmetrical High-Voltage NMOS Devices on 55 nm Technology	48
<i>Mingkang Yu, Chao Bao, Zhongcai Niu, Zhaozhao Xu, Yintong Zhang, Tian Tian, Ziquan Fang, Donghua Liu, Wensheng Qian</i>	
Investigation and Optimization of Zener Diode in Advanced Process Node.....	51
<i>Tian Tian, Donghua Liu, Zhaozhao Xu, Bo Kan, Wan Song, Yintong Zhang, Wensheng Qian</i>	
An Integrated Solution for Optimizing the I_{dsat} Performance of 55 nm BCD Devices.....	54
<i>Yifeng Xu, Bo Kan, Zheng Tang, Yuanyuan Qian, Mingxu Fang, Li Wang, Hualun Chen</i>	
Reducing Leakage Current of Mosfets by Optimizing the Grain Size of Polysilicon Gate.....	57
<i>Zhiyuan Long, Chen Chen, Han Zhang, Aibin Xu, Li Wang, Hualun Chen</i>	
Sram Device Threshold Voltage Mismatch Investigation and Improvement.....	60
<i>Yangen Xie, Haibo Chen, Hongxiang Mo</i>	
Research on Reducing Leakage in 2T Sonos Embedded Flash by Preamorphization Implant	63
<i>Wenyu Guo, Zhengying Wei, Shipu Li</i>	
Study of Breakdown Voltage Optimization in 1100V HVIC NLD MOS Devices	66
<i>Jian Ma, Shangze Wu, Jun Hu, Haiyang Ling, Wenting Duan, Wensheng Qian, Chunlei Wu</i>	
GIDL Analysis of Novel 4F ² VCT Architecture Using TCAD Simulations.....	69
<i>Yi Ling, Haochang Lyu, Bowen Dong, Xinhe Wang, Gengfei Li, Yongkui Zhang, Guilei Wang, Chao Zhao</i>	
Using Double-EPI Structure to Solve the Problems Caused by High Process Temperature Requirements.....	72
<i>Shangze Wu, Jian Ma, Jun Hu, Haiyang Ling, Wenting Duan, Wensheng Qian</i>	
Addressing Thermal Challenges in SOI with Silicon-On-Silicon Carbide Heterointegration.....	75
<i>Junyi Yang, Yingxin Chen, Wei Zhang, Shiyun Feng, Weier Lu, Bo Li, Fanyu Liu, Jing Wan</i>	
Impact of X-Ray Irradiation on Transfer Characteristics of Fin-FeFET Devices.....	78
<i>Jiahao Yao, Ziming Xu, Siyuan Liu, Gaobo Xu</i>	
The Influence of Writing Pulse on Memory Window of FE-FinFET	82
<i>Siyuan Liu, Jiahao Yao, Ziming Xu, Zhaohao Zhang, Gaobo Xu</i>	
Uncertainty Quantification on Multiscale Modeling of RRAM Devices	85
<i>Ziyan Liao, Zhiheng Huang, Min Xiao, Yuezong Meng, Hui Yan, Yang Liu</i>	
Z ² -FET Memory with Both Flash and DRAM Modes	88
<i>Baitong Tian, Yingxin Chen, Xiao-Lan Tang, Jing Wan</i>	
DC and RF Characteristics of Silicon FETs on 55nm Low Power Platform	91
<i>Gang Wang, Leon Zou, Crimson Hu, Winston Mo</i>	

Study on Process Adjustments and APC for Precise Thickness Control of Embedded Semi-Floating Gates.....	95
<i>Changfeng Wang, Yanfei Ma, Xueli Zhang, Shiling Yang</i>	
Research on the Application of DED Process in Embedded Semi-Floating Gate	98
<i>Changfeng Wang, Yanfei Ma, Shiling Yang</i>	
An 80 V P-Type Organic Semiconductor-Based Power Field-Effect Transistor Featuring a Stair Gate Dielectric Structure	101
<i>Yi Qian, Guangan Yang</i>	
A Novel DNW Isolation Structure for Reducing Device Size.....	104
<i>Houping Yang, Minghui Zhu, Chenchen Qiu</i>	
Study on Improving Local Mismatch of 0.305 μm^2 Small Size SRAM.....	107
<i>Jingrong Kang, Chenchen Qiu, Minghui Zhu</i>	
3-D Mirror-Bit SONOS Memory Device with a Vertical-Channel Select Gate Transistor	110
<i>Jingsong Peng, Kegang Zhang, Ning Wang, Bingham Li, Shijin Ding</i>	
An Accuracy Scalable n-LDMOS Model for Drift Region	113
<i>Yajie Wang, Zhengnan Wang, Sunny Zhang, Yuanqian Ji</i>	
Time-Dependence Dielectric Breakdown of Novel Dopant-Segregated Tunneling Field Effect Transistors Based on Foundry Platform	116
<i>Jianfeng Hang, Rundong Jia, Kaifeng Wang, Yongqin Wu, Ye Ren, Hongyan Han, Weihai Bu, Qianqian Huang, Ru Huang</i>	
Study on Improvement of FG Residue in nor Flash by Etching Back.....	119
<i>Jiayu Ma, Runze Wang, Cuiyu Mei, Jun Qian</i>	
A Novel 8T TFET-MOSFET Hybrid SRAM Cell for Ultra-Low Power and Computing In-Memory Applications.....	122
<i>Yingxi Zhou, Rundong Jia, Rong Zhao, Kaifeng Wang, Qianqian Huang, Ru Huang</i>	
A Sige Channel Gate-All-Around Transistor Fabricated Using Novel Cyclic Self-Limiting Wet Etching Combined with SI Removal Process.....	125
<i>Kaimin Feng, Haoyan Liu, Huaizhi Luo, Xi Zhang, Yongliang Li</i>	
Electrical Characteristics of IGZO Thin Film Transistors Fabricated by Magnetron Sputtering with Controlled Mean Free Path of Sputtered Particles.....	128
<i>Kai Chen, Rui Zhang, Junkang Li, Yunlong Li</i>	
A Novel Ambipolar Ferroelectric Tunnel FET Based Computing-In-Memory for Quantized Neural Networks with High Area- And Energy-Efficiency	131
<i>Runze Han, Jin Luo, Shengjie Cao, Qianqian Huang, Ru Huang</i>	
Design of Ferroelectric FET-Based Symmetric Computing-In-Memory Array with Simultaneous Weight Gradient Calculation and Weight Update for on-Chip Learning.....	134
<i>Yuxin Lin, Zerui Chen, Jin Luo, Qianqian Huang, Ru Huang</i>	
Performance Improvement of Monolithic CFET by Backside Enhanced Contact with C-Type Source/Drain Contact Technology.....	137
<i>Jie Xu, Lei Cao, Yuzhe Yu, Qingkun Li, Hang Zhang, Lianlian Li, Kun Luo, Qingzhu Zhang, Zhenhua Wu, Huaxiang Yin</i>	

Machine Learning-Enhanced Equivalent Circuit Modeling for Advanced Packaging Components	140
<i>Tao Xu, Zhenhua Wu, Cheng Zhuo, Qi Sun</i>	
Zero-Defect Solutions for Automotive Semiconductor Devices Manufacturing.....	143
<i>Caiganchris Chen, Yushan Chi, Chengdong Xu, Bruce Bao, Jihong Zhang, Xingxing Xu, Jian Huang, Xiaohui Ren, Haibo Liu, Calvin Xiang, Junxian Gao, Tong Lei</i>	
Overcoming Small Sample Size Challenges in Lithography Process Window Analysis Through DCGAN-Based Augmentation	148
<i>Zeyang Chen, Shuzhe Cao, Pan Liu, Tianhao Huang, Jianming Wu, Guodong Zhou</i>	
RNN-Based Proxy Modeling for TCAD Simulation of Trench Mosfet Manufacturing Processes	151
<i>Mingqiang Geng, Jianming Guo, Dawei Gao, Dong Ni</i>	
Automated Layout Design for High Frequency Integrated Circuits Based on Reinforcement Learning	154
<i>Yifan Xu, Hongtao Xu, Ye Lu</i>	
A Novel Two-Stage Method for Deploying AI Models on RRAM-Based Compute-In-Memory System	157
<i>Ruihua Yu, Bin Gao, Jianshi Tang, He Qian, Huaqiang Wu</i>	
Classification and Recognition Methods for Wafer Defect Detection.....	160
<i>Ming Guo, Ming Guo, Danli. Gong, Yishi. Gu</i>	
Machine Learning to Model and Predict Layout Dependent Effects on 55nm Low Power Platform	166
<i>Gang Wang, Jason Wu, Patrick Zhu, River Jiang, Simpson Yang</i>	
Analysis and Improvement of High Temperature LU Problem in CMOS RF Chip	171
<i>Yanwei Tian, Xiao He, Shuanshe Chao, Haopeng Zou, Shaoqi Guo, Dan Yang, Na Mei</i>	
An Efficient Automatic Design Method for LDMOS Devices Based on Particle Swarm Optimization.....	174
<i>Chenggang Xu, Hongyu Tang, Yuxuan Zhu, Yue Cheng, Xuanzhi Jin, Dawei Gao, Yitao Ma, Kai Xu</i>	
A Diffusion-Based Approach to Wafer Defect Image Generation in Semiconductor Manufacturing	177
<i>Xiaotian Qiu, Yumeng Liu, Qian Jin, Yining Chen, Cheng Zhuo, Qi Sun</i>	
Investigation of nor Flash Floating Gate (FG) Residue Defect Improve.....	180
<i>Yajun Duan, Junwei Han, Qiufeng Cao, Chao Han, Guangzhi He, Qiliang Ni</i>	
A Model Using Plasma Enhanced Vapor Chemical Deposition of Silicon Nitride Side Walls.....	184
<i>Zhihao Li, Dong Ni</i>	
A Novel Inversion Approach for Predicting Critical Etch Dimensions Based on Electrical Parameters	188
<i>Nini Ji, Dong Ni</i>	
Interpretable Virtual Metrology-Driven Adaptive dEWMA Control for Nonlinear Semiconductor Process Optimization.....	192
<i>Shunyuan Lou, Yining Chen</i>	
A Self-Calibrated Digital-To-Time Converter with High-Resolution and Wide-Range Performance Using Multi-Level Tunable Delay Cells.....	197
<i>Yanhui Zhao, Zhengrui Chen, Shizhang Wang, Cheng Zhuo, Li Zhang</i>	

Automatic Defect Fatality Analysis and Killer-Defect Identification System Based on Deep Learning	200
<i>Fang Liu, Bo Wu, Yongfeng Deng, Ruyue Jing, Zhouzhouzhou Mei, Wen Yu, Kai Wang</i>	
Predicting Film Thickness and Properties in CESL Process Based on CGAN.....	204
<i>Jinxu Liu, Yan Zhang, Yifan Jin, Liangyao Deng, Wenzhang Fang, Yongpeng Cheng, Yitao Ma</i>	
Optimization Directions and Solutions for AMHS in Large-Scale Semiconductor Fabs	207
<i>Ming Liu</i>	
A Study on Correlation Between WAT and CP Yields Based on Deep Learning Methods	212
<i>Jingji Mu, Yi Shao, Gang Shi, Zheng Shi</i>	
A Low-Power Multi-Core SNN Co-Processor with Subminiature Scalable Near-Memory MAC Module	216
<i>Chenhao Tang, Yue Cheng, Longyue Zheng, Weiming Ma, Jiahui Zuo, Jinxu Liu, Liangyao Deng, Yaolei Guo, Ping Ouyang, Yongpeng Cheng, Yitao Ma</i>	
Dual-Gate 2T0C Gain Cell for Multi-Bit Input Vector-Matrix Multiplication in-Memory Computing.....	219
<i>Jianglin Luo, Zhengyong Zhu, Minghui Yin, Bok-Moon Kang, Dan Wang, Xieshuai Wu, Jinghong Shi, Chuanhui Huang, Yong Yu, Guilei Wang, Chao Zhao</i>	
A High Efficiency and Reconfigurable Neuromorphic Engine with Parallel – Pipeline Pooling Scheme	222
<i>Yue Cheng, Chenhao Tang, Longyue Zheng, Weiming Ma, Jiahui Zuo, Jinxu Liu, Liangyao Deng, Yaolei Guo, Fei Wang, Yongpeng Cheng, Yitao Ma</i>	
Real-Time Scheduling for Multi-Cluster Tools with Milti-Type Wafers by Deep Reinforcement Learning	225
<i>Dewei Zhu, Yiping Feng, Dong Ni</i>	
A Super-Resolution Method for Non-Uniform Mesh Data Based on Deep Neural Networks	228
<i>Qinxin Wu, Dong Ni</i>	
Enhanced on-State Current and Reduced Contact Resistance in TiO ₂ Channel HfLaO FeFETs Via Post-Metallization Annealing	231
<i>Dijiang Sun, Xujin Song, Shangze Li, Xiaoyan Liu, Jinfeng Kang</i>	
Research on WIP Dispatch Rules Base on Dynamic Standard Whole Process Cycle Time.....	234
<i>Rongyao Shang, Tingting Zhang, Xiaoyan Liu</i>	
Enhancing Predictive Performance and Efficiency in CMOS with Optimized CNN Hyperparameters	237
<i>Yuxuan Zhu, Hongyu Tang, Dawei Gao, Kai Xu</i>	
Abnormal EPI Pattern Failure Mode Analysis with Virtual Farbication	240
<i>Brady Lee, Alex Wu, Jerry Chang, Ivan Wang</i>	
Design for LDMOS Device Based on Machine Learning	244
<i>Wei Si, Tiantian Shi, Tianfei Lei, Zerui Jin, Wenbin Zhou, Zhangnan Li, Yiming Liao, Xiaoli Ji</i>	
A Novel OPC Method Based on Pattern Density	247
<i>Lei Wang, Xue Zhang</i>	
Evaluation of Hotspots EPE Propagation Through Step-By-Step SEM Contour Analysis	250
<i>Kan Zhou, Tao Zhu, Wenzhan Zhou, Danni Shao, Jingjing Wang, Peng Chen</i>	

Inverse Lithography with Curvilinear Mask Rule Compliance	254
<i>Xiaoxuan Liu, Peixian Zheng, Kang Peng, Fengyun Long, Yijiang Shen</i>	
Methodology on Adaptive Iterative Step in Inverse Lithography.....	257
<i>Ai Fei, Su Xiaojing, Wei Yayi</i>	
Optimizing Extreme Ultraviolet Lithography Process Metrics and Aberrations in the Cut Layer Through Source Mask Co-Optimization(SMO)	260
<i>Qi Wang, Ying Li, Qiang Wu, Xianhe Liu, Yanli Li</i>	
Optimizing Photoresist Coating Processes with Computational Fluid Dynamics and Taguchi Design of Experiments	263
<i>Chaoyi Zheng, Liejie Huang, Jiafei Yang, Dawei Gao, Haiwen Ge, Guodong Zhou</i>	
A Neural Network Model for Wafer-Scale Photoresist Thickness Prediction Using Feature- Screened Process Monitoring Data.....	266
<i>Liejie Huang, Chaoyi Zheng, Jianming Wu, Dawei Gao, Guodong Zhou</i>	
Symmetry and Anisotropy in Wafer Deformation: Their Effect on Alignment Signal Degradation	269
<i>Jibin He, Pan Liu, Jianming Wu, Dawei Gao, Guodong Zhou</i>	
Addressing Missing Die Data in CD-SEM Analysis: A Direction-Weighted KNN Approach.....	272
<i>Tianhao Huang, Pan Liu, Zeyang Chen, Jianming Wu, Dawei Gao, Guodong Zhou</i>	
Modeling of NTD Resist Shrinkage Based on Spring-Mass System.....	275
<i>Delong Yao, Lisong Dong, Yayi Wei</i>	
Source Optimization Based on the Partially Coherent Imaging Model.....	278
<i>Jinjie Li, Lisong Dong, Yayi Wei</i>	
A Study of Photoresist Residue Defect Induced by Develop Condition.....	281
<i>Chao Long, Jiantao Wang, Shirui Yu, Jingxun Fang, Yu Zhang</i>	
High-Resolution Patterning of Directed Self-Assembly (DSA) Lithography Via Universal Orientation Control Method	285
<i>Muzi Han, Rongqing Huang, Gongyan Ye, Ruirui Zhang, Qi Wang, Yanli Li, Qiang Wu, Xianhe Liu</i>	
Effects of Injection Volume and Temperature on Spin Coating Uniformity: An Openfoam Simulation Study	289
<i>Pan Liu, Chaoyi Zheng, Tianhao Huang, Zeyang Chen, Jianming Wu, Dawei Gao, Haiwen Ge, Guodong Zhou</i>	
An Investigation into the Optimization of Photolithography Process for Silicon Nitride Devices on the Fab's 12-Inch Production Line.....	292
<i>Poyi Liu, Kangkang Zhang, Yongyu Wu, Wenzhang Fang, Huiyun Jiang</i>	
The Method of OPC Correction for Narrow Neck Structures in LDD Layer.....	296
<i>Qing Li, Yue Wang, Yueyu Zhang</i>	
Research on Methods to Improve the Server Usage Efficiency	300
<i>Li Xiao, Yue Wang, Yueyu Zhang</i>	
Photosensitive Polyimide for Panel-Level RDL Insulator.....	304
<i>Masao Tomikawa, Yu Shoji, Hitoshi Araki, Kazuyuki Matsumura, Keigo Kato, Akira Shimada</i>	

Contact Silicon Etch Challenge in IGBT Manufacturing	308
<i>Licheng Yang, Litian Xu, Zhongwei Jiang</i>	
Tungsten Plug ETCH Process in IGBT Manufacturing.....	311
<i>Haoran Song, Litian Xu</i>	
The Influence of Mandrel Materials in Self-Aligned Multiple Patterning Process	314
<i>Jun Luo, Chunyu You, Guo Li, Wantong Li, Haiyun Zhu, Yongjian Luo, Zhongwei Jiang</i>	
Polysilicon Trench Etch in Memory Device.....	317
<i>Meng-Jiao Zhu, Yun-He Dong, Li-Tian Xu, Xue-Qing Ma, Li Zeng, Guang-Zhao Yuan</i>	
Investigation of Silicon Oxide Thin Film Utilizing Plasma Enhanced Atomic Layer Deposition in ICP Etcher	320
<i>Li Zeng, Li-Tian Xu, Tao Zhong, Guo-Dong Chen, Jing Wang, Yun-He Dong, Jun Luo, Meng-Jiao Zhu</i>	
The Process of Etching High Aspect Ratio SiB at High Temperature	323
<i>Xuehua Wang, Yunhe Dong, Litian Xu, Tanzhao Zhang, Zhiyun Zhang</i>	
Micro Loading Improvement in Gate Etch.....	325
<i>Yiman Ma, Ruiping Zhu, Litian Xu, Fankai Qin</i>	
LWR Improvement in the Advanced Process Node Involved in 193nm Photoresist Treatment.....	328
<i>Guangzhao Yuan, Jing Wang, Litian Xu, Zhongwei Jiang, Aishu Sang, Lianfu Zhao, Zheng Ji</i>	
Trench Punch Study for Two Different Material Interface	331
<i>Yu Hao, Jing Wang, Litian Xu, Zhongwei Jiang, Ming Fang</i>	
Effects of ALE Capabilities and DC Pulsing in Microwave ECR Plasma on Etching Processes for Cutting-Edge Logic LSI	334
<i>Masaru Izawa</i>	
Depth Uniformity of Silicon and Dielectric Trenches Etching for the Burried Wordline of Novel Memory	338
<i>Teng Zhang, Hui Qin, Litian Xu, Zhongwei Jiang, Wang Jing</i>	
Film Etching Technique Using Halogen Plasma Following Diluted Hydro Fluorine Solution	340
<i>Run Zhang, Qianyu Ye, Rui Shao, Yuhao Li, Litian Xu, Tian Cheng, Guang Yang</i>	
Array Center and Array Corner Loading Effect Improvement in r-SADP	343
<i>Shun Yang, Jing Wang, Kejun Zhang, Guang Yang, Yu Hao, Lianfu Zhao</i>	
Si Top Corner Damage-Free Etch Process for Shallow Trench Isolation	347
<i>Yingjie Wang, Haiying Liu, Guang Yang, Litianxu</i>	
Silicon Trench Morphology Optimization Using ICP Etching	349
<i>Yiming Ma, Guang Yang, Litian Xu</i>	
Chamber Conditions Control with Waferless Auto Clean Strategy in BEOL Aluminum Metal Etching Process	351
<i>Guo-Hui Jia, Chang-Sheng Wei, Li-Tian Xu</i>	
Study of Poly-Si Etch Rate Sensitivity with Pulsing Mode of RF Powers for Soft-Landing Step in Gate Patterning Process.....	354
<i>Chao Xu, Litian Xu, Chong Wu</i>	

Self-Limited Behavior Study on Dielectric Quasi-Atomic Layer Etching for Selectivity Achievement.....	357
<i>Xiaoxia Meng, Chao Wang, Xianxiu Qiu, Junqing Zhou</i>	
The Investigation on Partial Via ETCH of Low-K in MHM AIO Process	360
<i>Ruolan Ma, Mingyang Zheng, Yaoben Wang, Junqing Zhou</i>	
An Approach to Improve Distortion with High-Aspect-Ratio Cryogenic Etching Using BORON-Containing Gases.....	363
<i>Yue Wei, Vina Xu, Zhiping Shao, Peter Zhu, Kai Zhang</i>	
A Wafer Temperature Control System for Advanced Technology Node Manufacturing.....	366
<i>Xiao Wei, Hongfeng Wan, Sisheng Cao, Liangsheng Li, Erhu Zheng, Yuping Ren</i>	
ALE Like Post-ETCH SiC Surface Treatment	369
<i>Yongkang Cao, Jian Liu, Guo Chunxiang, Zoe Wang, Shiwei Zhuang, Kaidong Xu</i>	
Time-Multiplexed Alternating Plasma Etching of Piezoelectric Materials	373
<i>Yuanwei Lin</i>	
Unexpected Enhancement of Aluminum Etching Rate by Increased Nitrogen Concentration in Semiconductor Manufacturing	377
<i>Quanzhi Long, Lei Yang, Xuqing Zhang, Wenzhang Fang, Dawei Gao</i>	
SiC Etch with Inductively Coupled Plasma for Power Device Applications.....	380
<i>Haiyang Lv, Shizheng Li, Yanzhi He</i>	
Study on Wet Alkaline Chemicals Etching of Hole Dummy Polysilicon in 3d Multi-Layer Structure	383
<i>Jiao Jin, Wenjun Chen, Chaoyang Guan, Hongbo Sun, Chao Zhao, Baodong Han</i>	
Pre-Epitaxy Backside Iron Contamination Leads to Cluster Cone Defect in Shallow Trench Isolation.....	386
<i>Zhanduo Bai, Zhenhui Wang, Lei Li</i>	
Investigating the Etch Performance of Zirconium-Based Photoresist for Direct Silicon Oxide Etching	389
<i>Ahmad Hassan Siddique, Zewen Liu, Yang Hu, Hong Xu, Huaqiang Wu, Mark Neisser</i>	
Novel IPA Filtration Technology for Advanced Wet Clean.....	392
<i>Jian Fang, Wei Ke, Mengyong Liu, Yoshiaki Yamada, Daolei Huangfu</i>	
Patterning Challenges and Perspectives Solutions in Advanced Dram Technology Nodes.....	396
<i>Hongbo Sun, Weidu Qin, Dingting Han, Chao Tian</i>	
A Study of Minimum ISO-Dense Etching CD Bias Loading Performance on Advanced Logic Trench Process.....	400
<i>Chia Lin Lu, Zheng Tao Xu, Hui Sun</i>	
Exploration of Boundary Conditions for Capacitor Etching Methods Under the Background of Characteristic Process.....	403
<i>Yuxin Wang, Zhi Yao, Jan Wang, Jia Ding, Yanyan Zhao, Zekai Song, Zhiqiang Wei, Huaifu Li, Ce Zhou</i>	
The Etching of SiO ₂ /Mo-MoN/SiO ₂ /TiN Stacks in an Inductively Coupled Plasma System	407
<i>Jiahui Sun, Linjie Hou, Yaqiong Li, Baodong Han, Zhonghua Jin, Hongbo Sun, Chao Zhao</i>	

Comparison of 40MHz and 60MHz HF Frequencies in Dual-Frequency CCP for Low-K AIO Process.....	410
<i>Weiming Liu, Bojia He, Hui Yang, Qiyao You, Chao Sun</i>	
Etching Process Optimization of Deep Silicon Trench Sidewall Damage with High Aspect Ratio	413
<i>Yuxin Wang, Jia Ding, Ce Zhou, Shoulong Zhang, Zhengyuan Zhao, Li Tan, Min Yin, Zhicheng Zhang, Xuejing Wang, Wei Liu, Chi Zhou, Zhi Yao</i>	
Optimization of the Uniformity of the Contact Resistance (R _c) of the Via by the Collocation of Gas Parameters in AIO Etching.....	417
<i>Gui Cong, Xlzhong, Ruichen, Jimmy Lu, Samchang</i>	
Study of the Influence of Surface Cleaning Process on SiGe Epitaxy Particle Defects	419
<i>Xuan Liu, Cunzhe He, Dongliang Gao, Yimao Cai</i>	
Ultra-High Steep Ion Beam Etching by Employing Highly Dynamic Holder.....	421
<i>Baosheng Du, Zeli Wang, Simian Zhang, Pengcheng Qu, Guoxing Liang, Weidong Sun, Xiaoming Yang, Chen Wang</i>	
Study on Tungsten (W) Filling Void Improvement with Chamfered Gate Profiles.....	424
<i>Pengfei Lyu, Caigan Chen, Li Fei Sun</i>	
Process Window Optimization for Gate Etch Process of 2D NAND	429
<i>Lifei Sun, Pengfei Lyu, Xiaohui Ren</i>	
Simulation-Driven Optimization of STI Etching: A Systematic Approach to Defect Reduction	432
<i>Jianming Guo, Xiaoming Shi, Hao Bai, Dong Ni, Dawei Gao</i>	
Evaluation and Improvements of TSV Distortion Characteristics in High Aspect Ratio TSV Etch.....	436
<i>Changhuo Liu, Xinruo Su, Xuan Liu, Jinfeng Kang</i>	
Mechanism and Effect of 4-Level RF Pulsing on Etching Process in Advanced Node.....	439
<i>Yang Ding, Ze He, Lei Ye, Xiao Wei, Minxiang Wang, Sisheng Cao, Yuping Ren</i>	
Sym3™ Lid Temperature Control System for Uniformity Improvement.....	444
<i>Tianyuan Liu, Qiang Ge</i>	
DTI Profile and Depth Uniformity Tuning by Ra and Gas Distribution	445
<i>Lei Sun, Shiming Yan, Yanhui Li, Tony Lu</i>	
Modeling the Charging Effect on the Twisting Defects During High Aspect Ratio Etching of Dielectrics.....	448
<i>Yuxuan Zhai, Ziyi Hu, Junjie Li, Rui Chen</i>	
Etching Surface and Etching Dimension Control for IGZO TFT Fabrication in 3D Memory Device	451
<i>Zehuan Hei, Yang Xu, Yang Liu, Zhonghua Jin, Tuo Xin, Xiaodong Li, Ganlin Song, Jiao Jin, Wenjun Chen, Chaoyang Guan, Jian Li, Ming Zeng, Baodong Han, Hongbo Sun, Guilei Wang, Chao Zhao</i>	
Vertical and Horizontal Profile Control in STI Etch.....	454
<i>Fansheng Wang, Shiming Yan, Tony Lu, Yanhui Li</i>	
Cleaning and Assessing Particles from Polymer Materials Used in Semiconductor Manufacturing Tool.....	456
<i>Ling Wang, Yimeng Xu, Bingjie Zou, Kaixuan Chen</i>	

SiC Trench Etch with Varying Aspect Ratio and Rounded Corner.....	459
<i>Shijing Wang, Jie Liang, Leyi Tu, Mingyu Zhang, Zhiqian Gui, Zhaoxiang Wang</i>	
Through-Pitch CD Control with TiN Metal Hardmask Etch Process in Logic BEOL Patterning	463
<i>Leonard Hsu</i>	
The PMOS Silicon Recess Process Control with Evolution of Trench Morphology.....	466
<i>Fan Yu, Haiyun Zhu, Zhongwei Jiang</i>	
Selective Reflector Assisted Thermal Budget Decrease.....	469
<i>Jichu Zhang, Xing Zhang, Linjun Ping, Yuanwei Lin</i>	
Inline Non-Contacting Measurement of Effective Work Function.....	474
<i>Zou Zheng, Shannon Yeoh, Zou Heng, Li Heming, Dmitriy Marinskiy, Thye Chong Loy, He Chen</i>	
A New Theory of High-K Electrode Material Versus Low-K Electrode Material for High-K Metal-Insulator-Metal Capacitors	478
<i>W. S. Lau</i>	
The Application of an Almost Forgotten Theory to Explain the Leakage Current Mechanism in State-Of-The-Art High-K Dram Mim Capacitors	481
<i>W. S. Lau</i>	
Enhancing Process Stability of AlN Thin Films Through Pre-Deposition in Chamber and Optical Emission Spectroscopy Assisted by Big Data Analysis.....	484
<i>Yu-Hsin Chen, Shun-Cian Ciou, Hsuan-Fan Chen, Hsiao-Han Lo, Yiin-Kuen Fuh, Tomi T. Li</i>	
Hydrogen-Free IBD IGZO Thin Films with Outstanding Thermal Stability and Improved Step Coverage.....	489
<i>Zhaoyang Chen, Zichao Li, Shiwei Zhuang, Hushan Cui, Zheng Tao, Kaidong Xu</i>	
Effect of Sputtering Parameters on the Surface Morphology and Electrical Properties of Thin Film Resistors	493
<i>Fang Liu, Lei Zhang, Bo Wu, Yongfeng Deng, Kai Xu</i>	
Effect and Optimization of Ge Pre-Amorphous Implantation on Nickel Silicide	496
<i>Weitong Zhang, Jianghong Wang, Xianchang Du, Yunyan Zhang</i>	
Dry Etching of Reduced Thermal Budget Borophosphosilicate Glass (BPSG) Using Furnace Anneal the Effect of Phosphorus and Boron Concentration	499
<i>Dingting Han, Libin Jia, Sun Jiahui, Jin Jiao, Zhang Xin, Li Weiran, Li Changda, Ren Huimin, Hongbo Sun, Chao Zhao</i>	
Enhancement of Adhesion Properties of SiO ₂ Film by Gas Atmosphere Pre-Soak and Low Deposition Rate Initial Layer in PECVD Process	502
<i>Yajing Zhao, Yu Yao, Baohua Hao, Shuaishuai Wang, Dongmei Zhai</i>	
Effect of High Temperature Furnace Anneal to Element Diffusion in SiO ₂ -Si ₃ N ₄ Stacks	505
<i>Huimin Ren, Libin Jia, Chaoyang Guan, Changda Li, Dingting Han, Weiran Li, Hongbo Sun, Guilei Wang, Chao Zhao</i>	
Optimization of the Synthetic Process of Bis(Diethylamino)Silane Based on Response Surface Methodology	508
<i>Zhenjun Yuan, Jianhua Liu, Xin Chang, Simian Zhang, Jianing Liu, Ye Wan, Chen Wang</i>	

Study of UV Cure Effect on Peald Sinx WER in 3D Architecture	511
<i>Tielu Liu, Chao Tian, Xin Zhang, Jiabao Sun, Weizhe Wang, Hongbo Sun, Guilei Wang, Chao Zhao</i>	
Gapfill Improvement with Helium /Argon Sputter Gas of HDP FSG in Power Device.....	514
<i>Zibo Xue, Zhengning Gao, Xiyuan Zhang, Junxian Gao, Tong Lei, Yushan Chi</i>	
Preparation of Nanotwinned Copper and Its Application in Advanced Packaging	518
<i>Xiaoru Liao, Baizhao Tan, Zuoyan Han, Jiye Luo</i>	
A Snapshot Review on Salicide Technology Evolution for CMOS Fabrication from the Perspective of Process Integration.....	522
<i>Yunlong Jia, Leichao Zhao, Wenqing Xu, Chunyu Sun, Nanjuan Xu, Xin Sun, Wei Sun, Chunzhen Wang, Liguang Lan, Hua Zhang, Mingxuan Liu, Manfei Dong, Mingxiao Gao, Xiaoping Shi</i>	
Density Functional Theory Study on Mechanism for Oxygen Diffusion in Silicon with Hydrogen.....	525
<i>Chai Zongyue, Tang Lin, Liu Zhu, Qi Dianyu, Jiang Huiyun, Wang Chunya, Gao Dawei, Wu Hanming, Fang Wenzhang</i>	
Reduction of Wafer Backside Aluminum Contamination for Harp STI Process	528
<i>Zhuo Xiong, Yingjie Chen, Qili Lu, Chenyu Wang</i>	
Investigation of Performance Optimization in Bottom-Gate A-IGZO Thin-Film Transistors with Varying Thicknesses of PECVD-SiO ₂ Gate Dielectric.....	530
<i>Longge Mao, Yupeng Lu, Yanyu Yang, Haiyuan Lv, Gaobo Xu</i>	
The Integration of Low-K Films into MOSFET Process.....	533
<i>Miao Zhang, Wei Sun, Nanjuan Xu, Xin Sun, Wenxu Duan, Xiaoyu Liu, Yan Sun, Xiaoping Shi</i>	
Optimizing Polysilicon Deposition to Reduce Bump Defects in CMOS Technology	536
<i>Ruida Yao, Tao Gong, Zhichao Shen, Yunyan Zhang, Dianyu Qi, Yitao Ma, Shi Anwei, Dawei Gao, Wenzhang Fang</i>	
The Optimization of the Gate Polysilicon Deposition Process for Power MOSFETs	539
<i>Jiao Xuelu, Shen Shichao, Cheng Yongpeng, Yang Bo, Liu Yongkun, Gao Dawei, Chen Yining, Jiang Huiyun, Fang Wenzhang</i>	
The Optimization of Metasurface Lenses Fabrication Based on Silicon Pillars Within the Fab's 12-Inch Production Line	543
<i>Wu Yongyu, Fang Xuankai, Du Xianchang, Shi Xiaoming, Fang Wenzhang, Jiang Huiyun</i>	
Simulation Optimization and Fabrication Verification Study of Ion Implantation in 12-Inch CMOS Process.....	547
<i>Gong Tao, Xu Kai, Jin Xuanzhi, Zhang Xuqing, Qi Dianyu, Shen Shichao, Ma Yitao, Ni Dong, Fang Wenzhang</i>	
Silicon-Rich ONO Thickness Prediction Based on Deep Learning	550
<i>Jinjiang Luo, Lin Tang, Huiyun Jiang, Rong Li, Dianyu Qi, Hanming Wu, Fang Wang, Yitao Ma, Wenzhang Fang</i>	
V-Shaped Dislocation Prevention by Selective SiGe Epitaxy Process Tuning.....	553
<i>Cunzhe He, Dongliang Gao, Xuan Liu</i>	
Evolution Mechanism of Copper Grains in Advanced Interconnect Processes	556
<i>Yinuo Jin, Han Zhang, Changqing Zhu, Liang Du, Simian Zhang, Linbo Liu, Qixing Yu, Yu Yao, Rong Yu, Chen Wang</i>	

The Challenges and Solutions of Damascus Copper Process	560
<i>Yu Zhang, Zhaoqin Zeng</i>	
The Novel Strategy of Pattern Gate High Loading Controlling in ILD0 CMP Process	565
<i>Shuxiang Wang, Yurong Qu, Zhenxing Zhu, Mingfei Yu, Jingxu Fang, Yu Zhang</i>	
Application and Improvement of CU CMP Thickness Control Method Based on R2R System	568
<i>Cheng Liu, Linlin Bi, Lei Zhang, Mingfei Yu, Jingxun Fang, Yu Zhang</i>	
Study of Metal Film Thickness on Endpoint Detection in Chemical Mechanical Polishing (CMP).....	573
<i>Cheng Liu, Linlin Bi, Lei Zhang, Mingfei Yu, Jingxun Fang, Yu Zhang</i>	
Study on the Influence of Surfactant Concentration on the Planarization Effect of Quartz Wafers	577
<i>Zian Ba, Guofeng Pan, Ziyi Cao, Yingqi Di</i>	
Effect of H ₂ O ₂ on Poly Silicon Chemical Mechanical Planarization Particle Defect.....	581
<i>Chenchen Yang, Yu Yao, Dongmei Zhai, Jiawei Fange, Chaochao Tong, Runtong Niu</i>	
Improvement of W CMP Erosion Defect and Planarization Performance	583
<i>Yu Yao, Chenchen Yang, Dongmei Zhai, Jingran Liu, Chaochao Tong, Xiangqing Shao</i>	
Application and Mechanism Research of Novel Green Chelating Agent in CMP	585
<i>Lijun Dong, Yuling Liu, Yundian Yang, Chong Luo, Hongdong Zhao, Tongtong Zhang, Anlan Liu</i>	
Effect of Green Surfactant ADS on Properties of Copper CMP Slurry	588
<i>Jiahui Li, Xinhuan Niu, Ni Zhan, Zheng Wu, Bin Hu, Jiakai Zhou</i>	
Effect of Surfactants on the Properties of C-, A- And M-Plane Sapphire CMP	591
<i>Bin Hu, Xinhuan Niu, Xinjie Li, Jiahui Li, Zheng Wu, Jiakai Zhou</i>	
Effect of Sulfur-Containing Corrosion Inhibitors on the Selection Ratio of Removal Rate for Ruthenium Based Copper Interconnects	595
<i>Zheng Wu, Xinhuan Niu, Ni Zhan, Jiahui Li, Bin Hu, Jiakai Zhou</i>	
Pad Physical Properties Effects on Removal Rate in a STI Ceria CMP Process	598
<i>Jitao Chen, Yu Yang, Xiao Luo, Shubin Liu, Xiaofeng Guo, Wangbing Li, Huize Du, Wenqian Xie, Mingfei Yu, Jingxun Fang, Yu Zhang</i>	
Study on the Relationship Between Transmittance and Polish Time.....	602
<i>Wangbing Li, Yu Yang, Shubin Liu, Xiaofeng Guo, Jitao Chen, Mingfei Yu, Jingxun Fang, Yu Zhang</i>	
Ebara Tungsten CMP Process Defect Improvement.....	606
<i>Tian Ding, Cheng Tang, Xiaoyan He, Yefan Qu, Qing Wang, Hongwei Zhang, Mingfei Yu, Wenqian Xie, Jingxun Fang</i>	
A Wafer-Level CMP Multi-Physics Modeling for IC Manufacturing	609
<i>Zhiwei Zhang, Dong Ni</i>	
Backside Chipping Improvement Study on Hybrid Bonding Process.....	612
<i>Liang Tian, Zhi Jie Zhang, Rui Xiang Tang</i>	
Use Damascus CMP to Fabricate IGZO Transistor in Advanced Dram Technology	616
<i>Zeng Ming, Wang Wei, Sun Hongbo, Wang Guilei, Zhao Chao</i>	

Study on the Efficiency Enhancement of Chemical Mechanical Polishing of Gallium Nitride by Acetic Acid	619
<i>Wenhao Xian, Baoguo Zhang, Shitong Liu, Sihui Qin, Yafei Yin</i>	
Study on the Enhancement of Surface Quality of Polyimide Films by Chemical Mechanical Polishing.....	622
<i>Yafei Yin, Baoguo Zhang, Wenhao Xian, Shitong Liu, Sihui Qin</i>	
RTPC X Pre-Thickness Control Function on Metal Chemical Mechanical Polishing (CMP) Process	625
<i>Mingtao Luo, Mengxia Li, Yunlong Wu, Taner Tan, Runtao Zhao</i>	
Impact of Carrier Lining Structure on the Wafer Edge Stress in Chemical Mechanical Double-Sided Polishing.....	627
<i>Yiran Liu, Jiayu Chen, Lei Zhu</i>	
Retaining Ring Wear Study with Ceria Slurry in Chemical Mechanical Planarization.....	630
<i>Guangyi Wang, Xinxin Li, Jialiang Huang, Yanan Wu, Huiwen Wang, Shoutian Li</i>	
Mesoporous CeO ₂ Particle Abrasives with High Specific Surface Area for Enhanced Chemical Mechanical Polishing Performance.....	633
<i>Fengjia Yang, Jinhua Liu, Linyi Shen, Wenjing Hou, Wei Yuan, Xinping Qu, Hui Shen, Simin Li, Fan Zhang</i>	
Ceria Polishing Abrasives with Enhanced Dispersion Stability Across Wide pH Range	637
<i>Junjie Xue, Qinghua Xu, Simin Li, Haoyuan Wu, Xin-Ping Qu, Fan Zhang, Hui Shen</i>	
A Novel Dynamic Hypergraph Attention Framework for the Prediction of Removal Rate in Chemical Mechanical Polishing Process	642
<i>Zhenxiang Huang, Jie Cheng, Yating Huang, Chengxin Wang, Yaran Lv</i>	
Study on the Removal Rate and Electrochemical Corrosion of Titanium in Chemical Mechanical Polishing.....	646
<i>Ziyi Cao, Guofeng Pan, Zian Ba, Yingqi Di, Nanliu She, Le Zhai</i>	
22 Al Gate Change W Gate Improve for NMOS Performance.....	649
<i>Yanhua Cai, Zhushaojia, Yumingfei, Yu Bao, Jingxun Fang, Yu Zhang</i>	
A Common Building Block for Media SoC Analog Test on Advantest V93000 ATE Platform	651
<i>Hanyan Chen, Felix Chen</i>	
In-Device SEM-Based Overlay Metrology on VIA Layer of Logic Process.....	655
<i>Sheng Huang, Wei Zhu, Dennis Wang, Allen Wu, Chao Zhou, Qingpeng Zhu, Runzhi Wang, Jiawang Song, Wensheng Li, Or Zruya, Lee Rubinstein, Amir Rosen</i>	
Automatically Monitor and Process V93K Pattern for Large Scale High-Speed Digital Devices on ADVANTEST ATE Platform.....	658
<i>Qingqing Xia, Yefang Wang</i>	
Highly Effective and Flexible Device Designs for High-Voltage ESD Protection.....	661
<i>Leyan Wang, Can Chen, Yulei Jiang</i>	
5G RedCap Device and Its Low-Cost High Efficiency ATE Test Solution	664
<i>Qin Feng, Hechun Wang, Hao Chen</i>	
CD Step Application in Edge Air Layer Structure Measurement for Bulk Acoustic Resonator.....	667
<i>Hong Hong, Johnny Mu, Huayuan Li, Will Emery</i>	

Fault Sensitivity Enhancement for Rram-Based Neuromorphic Computing Systems	670
<i>Ming Cheng, Zheng Li, Xiao-Chun Li, David Keezer</i>	
Investigation on Leakage Risk of HV PNP ESD Devices in LDMOS Platform	673
<i>Lei Li, Canny Chen, Robert Jiang</i>	
Correction Model for Plate Mapping Error Based on Acceleration and Deceleration of Plate Stage.....	676
<i>Yuzhi Li, Zhanzhan Chu, Yuebin Zhu, Chang Zhou, Wenbin Dai</i>	
A Low-Cost Multiplexer Solution for IC Testing on the V93000	679
<i>Jun Chen, Hua Yang</i>	
Effective and Innovative ATPG Solutions to Shorten TTM Based on V93000	682
<i>Jun Chen, Hanyan Chen, Tom Xu, Felix Chen</i>	
Enhancing Reliability of Bipolar-CMOS-DMOS Technology Through Delicately STI Optimization	685
<i>Xun Yang, Zhiyuan Yao, Chen Tian, Tian Ye, Zheng Tang, Mingxu Fang, Li Wang, Hualun Chen</i>	
Optimization of Filling Capacity in Harp Process for STI Void Defect Reduction in Advanced Process.....	688
<i>Zhimin Zhang, Hunglin Chen, Kai Wang, Yin Long, Hao Guo</i>	
Use IOT Technology to Optimize ATE Test Cell Operations and Management.....	690
<i>Fangmin Chu</i>	
Charge Trapping Defects in Al ₂ O ₃ /SiO ₂ /Si Structure Characterized by Spectroscopic Second-Harmonic Generation	693
<i>Yuchan Zhang, Hong Huang, Wenqiang Pan, Weiwei Zhao, Chongji Huang, Puxi Zhou</i>	
Analysis and Improvement of Measurement Accuracy of Insertion Loss	696
<i>Fanhong, Chenyong, Hezixiu, Chen Wuyong, Songbo, Xierongde</i>	
FPGA-Based Test Platform for 56-Gbps NRZ Digital ICs and Systems.....	701
<i>David Keezer, Cao Wang</i>	
Monitoring & Testing of Nanoparticle Contaminants	705
<i>Zhang Lei</i>	
The Investigation and Detection of Poly Residue Defect for 28 HKMG Process	709
<i>Li Ruomu, Zhang Zhiming, Wei Yunong, Guo Hao, Wang Kai, Long Yin, Chen Honglin</i>	
The Impact of Pid on the Degradation of LDMOS	711
<i>Wen Ying, Canny Chen</i>	
A Continuous Data Sampling Solution for MEMS ASIC Test on V93000	714
<i>Hao. Wu, Jun. Zhang, Yanyan Chang, Tianyu Chen</i>	
Research on the Root Cause of THB Failure of Large Size Package Chip to Improve Reliability	718
<i>Yunhe Zhang, Shaobing Lin, Shuanshe Chao, Dan Yang, Na Mei</i>	
Understanding Electromigration Failure Modes in Cu Interconnects with Different Line Widths	721
<i>Liting Hao, Yuexing Cheng, Falong Tan, Zhuo-Jie Wu</i>	
An Analytics Methodology for Anomaly Detection in Machine Log Data	725
<i>Wei Yu, Zhengying Wei, Xu Chen, Guiyun Mao, Yong Wang</i>	

Improvement of Optical Critical Dimension Metrology Accuracy Through Data Denoising	728
<i>Lin Du, Biqu Liu, Yu Zhang, Kailin Ren, Yang Xu, Yanpeng Chen, Yuyang Bian</i>	
A General Auto Configured Characterization Test Program Generation Solution on Advantest V93000 ATE Platform	732
<i>Wang Yefang, Zhang Sam</i>	
Research on PS-Level Clock Skew Testing Solution for High-Performance Clock Conditioner on V93000	735
<i>Bank Liu, Xu Wei, Dong Mike</i>	
Research on EOS Damage of Chips Caused by Abnormal CPU Power-Off Sequence	741
<i>Shilu Zhou, Xixiong Wei, Shuanshe Chao, Xinyi Lin, Dan Yang, Na Mei</i>	
Timing Sequence Optimization Methods for Cross-Die Data Transmission	744
<i>Jitong Zhou, Kai Wang, Keqing Ouyang, Minqiang Peng, Lei Yang, Guohua Zhou</i>	
Stuck-At and At-Speed Interconnect Tests for 3D-IC	747
<i>Linyun Long, Kai Wang, Keqing Ouyang, Minqiang Peng, Guohua Zhou</i>	
Wafer Position Recognition Technology on Electrostatic Chucks	751
<i>Jie Ling, Yu Yao, Dongmei Zhai, Songran Zhu, Changxin Xing</i>	
A DFT Test Power Consumption Optimization Technology	754
<i>Tianjiao Wang, Minqiang Peng, Chenchang Wang, Xiaobin Huang, Keqing Ouyang, Guohua Zhou</i>	
FPGA-Based Sensorless Condition Monitoring System for GaN HEMT	758
<i>Yutian Gan, Yifan Cui, Qing Wang, Hongyu Yu</i>	
Low-Frequency Noise Measurements for Electromigration Characterization of Cu Interconnect Under Metal Barrier Punch Through Process Optimization	762
<i>Chenxiao Xu, Xue Li, Luhao Zhou, Dawei Gao, Yunlong Li</i>	
The Effect of Post Cooling Time of Single Wafer Annealing on TDDB Reliability	765
<i>Dongliang Gao, Cunzhe He, Jinwang Geng, Xuan Liu</i>	
Test of Higher-Power Semiconductors: Challenges and Solutions	767
<i>Sandeep D'Souza, Hailin Wang, Joseph Peraza</i>	
An Optimized and General Class-D Audio Amplifier Crosstalk Measurement Test Solution on ADVANTEST V93K ATE Platform	770
<i>Wang Yefang, Luo Yongxian</i>	
A Comprehensive Investigation About Channel Size Effects on PBTI and SILC in Planar High-K MG NFETs	773
<i>Hao Jiang, Sheng Chen, Yueqin Zhu, Jingjing Shi, Feng Zhou</i>	
Application of WSMX Cards in Sensor Chip Testing and the Resulting Simplification of Test Circuits	778
<i>Liuhaohao Chen</i>	
A Generic Solution to Handle System in Package Efuse Test in Multiple Flow	781
<i>Hao Chen</i>	

Picosecond Ultrasonics: An Advanced Technology Utilized for Process Control of SiCr Thin Film Resistors	784
<i>Huayuan Li, Alex Hong, Johnny Mu</i>	
A Streamlined Electro-Thermal-Mechanical Simulation Method for Power Semiconductor Packaging Design	787
<i>Zixiao Huang, Daniel Wu, Robin Sun</i>	
AI-Driven Optimization for FCBGA PKG RF SI	790
<i>Shineng Ma, Guanghao Zeng, Qiang Chen, Guangyang Li, Keqing Ouyang</i>	
Study on Key-Factors Analysis of ELK Dielectric Stress	794
<i>Yue Jiang, Xiaoyan Li, Lei Di, Xiaodong Tan, Guangyao Li, Keqing Ouyang</i>	
Effects of Geometry and Surface Flatness on Direct Wafer Bonding by Multiphysics Modeling.....	797
<i>Sichen Liang, Zhiheng Huang, Min Xiao, Yuezong Meng, Hui Yan, Yang Liu</i>	
Characterizing the Anisotropic Dielectric Constant of Package Material Considering the Fiber-Weave Effect	800
<i>Wei Lin, Guanghong Liu, Yanbo Tang, Cheng Yang, Boping Wu</i>	
Thicker and Better Semiconductor Passivation Layers for Zero Defect Automotive Applications on 12-Inch 90-NM BCD Process.....	803
<i>Wenwu Zhu, Hualun Chen, Li Wang, Yong Chen, Guangyuan Lu</i>	
Application of System in Package Technology in Satellite Internet.....	806
<i>Jin Yang, Junzhi Zhang, Min Huang, Hongze Zhang, Lei Han, Jian Zhu</i>	
Investigating and Mitigating Gold Wire Stitch Breakage Failures in Tire Pressure Monitoring Sensor.....	809
<i>Jingwei Sun, Jw Seah, Vk Leong, Sm Wong</i>	
Solution to Sidewall Roughness of High Aspect Ratio TSV Etch in Advanced Packaging	815
<i>Yun Xiao, Hexin Zhou, Quanbao Li, Xiaohui Ren, Caiganchris Chen</i>	
Near-Zero Residue High-Reliability Novel Solder Paste for Electronics.....	818
<i>Yanfang Li, Jinjin Bai, Xinfang Liu, Fen Chen, Yan Liu</i>	
Comparison of Simulation and Actual Test Results and Selection of Molding Material in Flip-Chip Package.....	822
<i>Chong Dong, Bin Yu, Xiaodong Tan, Guangyao Li, Yubo Wang, Siyu Yan</i>	
Read FF Performance Improvement by the Process Optimization in 4Xnm ETOX nor Flash Non Self-Aligned FG Technique.....	826
<i>Chun Yao, Hualun Chen, Lin Gu, Yihang Du, Zhuangzhuang Wang, Dongling Zhong</i>	
A Design Structure of Three Axis MEMS Accelerometer with Low Cross-Axis Sensitivity	829
<i>Qing Xie, Zhongshan Xu, Guodong Zhao, Rongzheng Ding, Yage Zhao, Xiaona Zhu, Shaofeng Yu</i>	
Investigation of Selector Characteristics for Scalable 1S1R Array	832
<i>Gaoqi Yang, Zongwei Wang, Ruiqing Xie, Linbo Shan, Haisu Zhang, Xiahong Zhou, Jiye Li, Chaoyi Ban, Lin Bao, Cuimei Wang, Yimao Cai, Ru Huang</i>	
White-Pixel Performance Improvement on CIS VISta Trident Application	835
<i>Liangcong Du, Leilei Chen, Beta Lu, Sipeng Gu, Qing Zhai</i>	

Impact of Dielectric Environment and Thickness on MoS ₂ CVD Growth	838
<i>Qiuxia Lu, Yufeng Min, Yinfeng Long, Guixu Zhu, Ke Wang, Lin Wang, Yuanyuan Shi</i>	
Custom Design of CXL Controller on Intel FPGA R-Tile	841
<i>Xiaoli Fang, Xuhui Liu, Chun-Zhang Chen, Liang Wang, Quan Pan, Hanming Wu</i>	
Verification of PCIe Over Electronic and Photonic I/Fs.....	844
<i>Xuhui Liu, Chun-Zhang Chen, Xiaoli Fang, Liang Wang, Quan Pan, Hanming Wu</i>	
Design of a Line Driver for High-Speed Power Line Communication Applications	847
<i>Shunxin Xu, Nianxiong Tan</i>	
Circuit Model and Wordline Driver Targeting for Wordline Open Effect in 3D DRAM.....	850
<i>Zhixian Pan, Dan Wang, Bryan Kang, Zhengyong Zhu, Xieshuai Wu, Jinghong Shi, Chao Zhao, Qi Wang</i>	
Enhancing Alliance VLSI Toolchain by Mixed Gate-Level Logic Synthesis.....	853
<i>Qiyao He, Zhufei Chu</i>	
A Temperature Compensating Dynamic Biasing Circuit for a K-Band Driving Amplifier	856
<i>Hangbiao Li, Ran Zhang</i>	
The Design of a Sub-Nanoampere (nA) Level Low-Offset Rail-To-Rail Unity-Gain Op-Amp.....	859
<i>Zhifei Feng, Shengpeng Xing, Xiangwei Su, Yitao Ma, Kai Xu, Dawei Gao</i>	
Accelerating the Physical Design of Large FPGAS Through Divide-And-Conquer Methodology	863
<i>Wanzheng Weng, Pingqiang Zhou</i>	
Zero Delay Cell Technology for Timing Optimization and Analysis in 3DIC Design	866
<i>Miao Liu, Qingqing Sun, David Wei Zhang</i>	
A 10.2-To-14.82-GHz Low-Phase-Noise All-Digital Phase-Locked Loop	870
<i>Hongsheng Ye, Kaiming Zhong, Xinnan Guo, Zihao Li, Xiang Yi, Pei Qin, Haoshen Zhu, Wenquan Che, Quan Xue</i>	
Enhanced Floating Random Walk Algorithm for Capacitance Extraction Considering Damage Effects.....	873
<i>Bo Wu, Fang Liu, Shunyuan Lou, Yongfeng Deng, Kai Wang</i>	
Automatic Partition for Hybrid Stochastic-Binary-Based Circuits.....	876
<i>Zexi Li, Ruogu Ding, Haojia Sun, Donghao Chen, Weikang Qian</i>	
Precision Analysis and Hardware Acceleration for Large-Scale Quantum Fourier Transformation on Modern FPGAS	880
<i>Fangtian Gu, Jiyan Liu, He Li</i>	
Accelerated Simulation of Electromigration Based on Equivalent Circuit	883
<i>Hengyi Zhu, Hai-Bao Chen</i>	
Chiplet DFT Solutions for Cross-Die Testing Channels.....	886
<i>Keqing Ouyang, Zhiyu Li, Jiahao He, Kai Wang, Minqiang Peng, Lei Yang, Guohua Zhou</i>	
Hop-CIM: An All-Digital Two-Level Approximate SRAM-CIM Macro for High Energy-Efficient HNN Acceleration with Data-Aware Early Exit Mechanism	889
<i>Shunqin Cai, Liukai Xu, Wentao Liu, Dengfeng Wang, Keqing Ouyang, Jinyu Wang, Weizhong Wu, Qiang Huang, Zhi Li, Yanan Sun</i>	

A Dynamic Congestion-Aware Analytic Initial Routing Flow for VLSI Designs	892
<i>Junxi Feng, Lang Feng</i>	
A Temperature and Process Robust Logarithmic Circuit for CIM Application	895
<i>Ruizhe Sun, Aili Wang</i>	
Genetic Algorithm as a Design Tool for Freeform MEMS Device	898
<i>Chen Wang, Yuan Wang, Huafeng Liu, Michael Kraft</i>	
Emerging Trends and Advances in Computing-In-Memory: A Software-Hardware Co-Design Perspective.....	902
<i>Cenlin Duan, Yingjie Qi, Jianlei Yang</i>	
A 60GHz Four-Stage Cascaded LNA for 802.11ad Protocol with 22.3db Gain and 3.45 Noise Figure	905
<i>Yi Yao, Zeyu Ren, Guoxun Dai, Botung Chiang, Haigang Feng</i>	
Circuit Design and Sneak Path Current Analysis of 28NM 1T4R RRAM Memory IP	908
<i>Shiyu Xin, Yuan He, Xiangchao Ma, Tianhui Xu, Yongbo Liu, Xinyi Li, Dong Wu, Bin Gao, Jianshi Tang</i>	
Hierarchical Optimization Algorithm for the Automatic Design of Analog Integrated Circuit.....	911
<i>Yu Zong, Jing Wan</i>	
LC-VCO with Wide Tuning Range Based on 65NM Process	915
<i>Chen Xinan, Huang Lina, Liu Chuanjun</i>	
A Low-Power Passive BLE Wake-Up Receiver with Single Sideband(SSB) Backscatter System	919
<i>Yunhan Gan, Chaoqiang Zhuo, Xiaoyu Zhang, Yinghao Zhu, Zhonghua Fan, Xinning Liu</i>	
RF Switch-LNA Integration for RFFE in 65nm SOI Technology	922
<i>Ruofan Dai, Zhangli Liu, Fei Meng</i>	
Dynamic Noise Sensitivity Based Critical Path Selection.....	926
<i>Siyu Yun, Xingxing Bai, Zetao Zhang, Zhe Liu, Xunzhao Yin</i>	

Author Index