2025 29th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2025)

Portland, Oregon, USA 11-14 May 2025



IEEE Catalog Number: CFP25012-POD **ISBN:**

979-8-3315-0311-6

Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25012-POD
ISBN (Print-On-Demand):	979-8-3315-0311-6
ISBN (Online):	979-8-3315-0310-9
ISSN:	2643-1394

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2025 29th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) ASYNC 2025

Table of Contents

Message from Conference Chairs	vii
Organizing Committee	ix
Program Committee	x
Reviewers	xii
Secondary Reviewers	xiii
Sponsors	xiv

Designs I – ASIC

An Asynchronous RISC-V-Based SNN Processor with Custom ISA Extensions for Programmable On-Chip Learning	1
Xuanyu Zhang (Tsinghua University, China), Jilin Zhang (Tsinghua University, China), Haoyang Huang (Tsinghua University, China), and Hong Chen (Tsinghua University, China)	
Scaledmatx One: A Bundled-Data GALS Inference ASIC Jon Dama (Scaledmatx LLC, USA)	9
Mount Sisyphus: Energy-Efficient Asynchronous RISC-V Microcontroller in Intel 3 Process	3

Designs II – FPGA

Mixed Synchronous-Asynchronous Design Aspects

Distributed Locally Synchronous Grid Oscillator via Perpetual Token Exchange Josef Salzmann (TU Wien, Austria)	. 38
Clock Generator with Clock Domain Crossing Robert Karmazin (INTEL, USA), Andrew Lines (INTEL, USA), Prasad Joshi (INTEL, USA), and Benjamin Hill (INTEL, USA)	46

New Technologies

Mu	ller C-Element for NEMS	56
	Philipp Lehninger (TU Wien, Austria), Axel Jantsch (TU Wien, Austria),	
	Andreas Steininger (TU Wien, Austria), Elliott Worsey (University of	
	Bristol, U.K.), Victor Marot (University of Bristol, U.K.), and Dinesh	
	Pamunuwa (University of Bristol, U.K.)	

High- to Low-level Design Tools I

Easy Async for Busy Engineers: AFSM-Based Design of Low-Latency Robust Controllers in Workcraft Danil Sokolov (Renesas Electronics), Victor Khomenko (Renesas Electronics), and Marco Sautto (Renesas Electronics)	. 63
Synthesis and Timing Constraints for Reliable MTNCL Asynchronous Circuits Cole Sherrill (University of Arkansas, USA), Ethan Brugger (University of Arkansas, USA), and Jia Di (University of Arkansas, USA)	65
Innovations in MTNCL Gate Design: An Alternative MTCMOS Power-Gating Approach Cole Sherrill (University of Arkansas, USA), Kile Harvey (University of Arkansas, USA), Zhihan Weng (University of Arkansas, USA), and Jia Di (University of Arkansas, USA)	74

High- to Low-level Design Tools II

Asynchronous Design of a Bitwise Elimination Argmax via High-Level Modeling in GRAPHRACK89

Hugh Squires-Parkin (Newcastle University, UK), Alex Chan (Newcastle University, UK), Rishad Shafik (Newcastle University, UK; Literal Labs, UK), Adrian Wheeldon (Literal Labs, UK), and Alex Yakovlev (Newcastle University, UK; Literal Labs, UK)

Designs III – Sensors

Hierarchical Event Readout with Asynchronous Pipelined Opportunistic Merges
Asynchronous, Event-Driven Readout for Large-Scale Imaging Devices
Dedicated Tools: Timing, Layout, Test
Post-Placement Timing Optimisations on Asynchronous Designs
Timing Closure in Relative Timed Asynchronous Designs using Deep Reinforcement Learning 135 Sumanth Kolluru (University of Utah) and Kenneth S. Stevens (University of Utah)
Investigating the Effects of Permanent Faults in QDI Circuits: A Formal Perspective

ithor Index	