

2025 IEEE International Memory Workshop (IMW 2025)

**Monterey, California, USA
18-21 May 2025**



**IEEE Catalog Number: CFP25NOV-POD
ISBN: 979-8-3503-6299-2**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25NOV-POD
ISBN (Print-On-Demand):	979-8-3503-6299-2
ISBN (Online):	979-8-3503-6298-5
ISSN:	2330-7978

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IMW 2025 TABLE OF CONTENTS

Committees	ix
Program	xi
Sponsors	xii
Session 1: Keynotes	
[1.1] NAND Flash Innovation in the AI Era	1
<i>S. Krishnan, Shyam Surthi, Martin Popp, Richard J. W. Hill, Fabio Pellizzer, Paolo Tessariol, and Yoshiaki Fukuzumi</i>	
[1.2] Future Technology Outlook on DRAM/Flash Memories for More Moore and More Than Moore	5
<i>Su Jin Ahn, Young Guen Song, Dongguk Cho, Daewon Ha, Wanki Kim, Kwangmin Park, Kwangjin Moon, Jin-Woo Han, Seon Il Shim, Sangjin Hyun, and Jaihyuk Song</i>	
[1.3] Controlling ReRAM's Switching Characteristics with Shadow Memory for Continual Learning	9
<i>S. S. Bezugam, T. Bhattacharya, H. Petschenig, S. Choi, G. Hutchinson, G. Pedretti, X. Sheng, J. Ignowski, T. Van Vaerenbergh, R. Beusoleil, R. Legenstein, and D. Strukov</i>	
Session 2: DRAM	
[2.1] Accurate Off-Current Evaluation by Parasitic Capacitance Extraction in Capacitor-Less DRAM Cells	13
<i>Daisuke Matsubayashi, Subhali Subhechha, Hyungrock Oh, Nouredine Rassoul, Shamin Houshmand Sharifi, Yiqun Wan, Shreya Kundu, Harinarayanan Puliyalil, Harold Dekkers, Alexandra Pavel, Inhee Lee, Gouri Sankar Kar, and Attilio Belmonte</i>	
[2.2] Monolithic 3D Stackable DRAM Design with BEOL-Compatible Oxide Channel Access Transistor	17
<i>Po-Kai Hsu, Sungwon Cho, Janak Sharda, Hyeonwoo Park, Suman Datta, and Shimeng Yu</i>	
[2.3] Memory-Centric Computing: Solving Computing's Memory Problem	21
<i>Onur Mutlu, Ataberk Olgun, and İsmail Emir Yüksel</i>	
Session 3: NAND I	
[3.1] Crossed Bit Line (CBL) Architecture in 3D Flash Memory CMOS Directly Bonded to Array (CBA) Structure	25
<i>H. Maejima, K. Isobe, N. Okada, M. Unno, T. Hashimoto, T. Utsumi, T. Hisada, K. Maruyama, T. Kouchi, T. Kotani, H. Shiga, O. Kwon, A. Ganguly, Y. Wu, H. Yabe, I. Lu, F. Toyama, N. Morozumi, M. Takehara, T. Arika, and I. Yoon</i>	
[3.2] First Demonstration of Threshold Voltage Modeling in Multi-Hole V-NAND Flash Architecture with Noncircular Channel Hole Profiles	29
<i>Chanyang Park, Min-Kyu Jeong, Taein Lee, Sejun Park, Jung Hoon Lee, Yujin Lee, Seungwan Hong, and Sung Hoi Hur</i>	

[3.3] Hole-Side Airgap Integration as Enabler for 3D NAND Flash Z-Pitch Scaling	33
<i>S. Rachidi, S. Ramesh, D. Verreck, J. Loyo, Y. Jeong, H. Puliyalil, J. Li, F. Seidel, G. Van Den Bosch, and M. Rosmeulen</i>	
[3.4] Modeling of the Impact of Elliptical Shapes on Main Read Window Budget Mechanisms in 3D NAND	37
<i>Masaaki Higuchi, Albert Fayrushin, Aurelio Giancarlo Mauri, Haitao Liu, and Yoshiaki Fukuzumi</i>	
Session 4: In-Memory Computing	
[4.1] Reliability and Accuracy of a Qualified Split-Gate Flash In-Memory Compute Technology	41
<i>Steven Lemke, Louisa Schneider, Zonglin Li, and Nhan Do</i>	
[4.2] High-Parallel In-Memory Data Sorting Based on 40nm Analog RRAM Chip	45
<i>Hechen Ji, Lin Bao, Haisu Zhang, Qishen Wang, Yuhang Yang, Yingtong Ji, Ruiqing Xie, Jingwei Sun, Yingchen Ji, Hao Zhang, Zhenghao Zhai, Zongwei Wang, Yimao Cai, and Shanguo Huang</i>	
[4.3] Analog In-Memory-Compute with Multi-Bit Silicon Ferro FinFET Array for Improved Energy and Area Efficiency	49
<i>Eknath Sarkar, Dyutimoy Chakraborty, Wei-Chun Wang, Khandker Akif Aabrar, Sharadindu G. Kirtania, Omkar Phadke, Chengyang Zhang, Emmanuel Quezada, Jaewon Shin, Shida Zhang, Asif I. Khan, Shimeng Yu, Saibal Mukhopadhyay, and Suman Datta</i>	
[4.4] Analog AI Accelerators for Transformer-Based Language Models: Hardware, Workload, and Power Performance	53
<i>H. Tsai, H. Benmeziane, I. Boybat, J. Büchel, P. Narayanan, M. Le Gallo, S. Jain, A. Vasilopoulos, W. Simon, K. Hosokawa, M. Ishii, Y. Kohda, A. Chen, C. Mackin, K. El Maghraoui, A. Okazaki, A. M. Friz, J. Luquin, A. Sebastian, V. Narayanan, and G. W. Burr</i>	
Session 5: NAND II	
[5.1] Energy-Efficient In-Memory Computing Using 3D Flash Memory with Sequential Multi-Block Activation and Current Control Cell (CC cell)	57
<i>Kana Kudo, Yuta Aiba, Kazuma Hasegawa, Xu Li, Yuichi Sano, and Tomoya Sanuki</i>	
[5.2] Development of Innovative Self-Aligned SSL Mold (SASM) Scheme with Remarkable Reduction of Chip Size	61
<i>Junyoung Lee, Minkyu Jeong, Sejun Park, Joonam Kim, Joonghyeob Shin, Jongyoon Choi, Jihoon Choi, Byungsoo Kim, Yujeong Seo, Gilsung Lee, Dongsik Lee, Joon Kim, Suk-Kang Sung, Byoungil Lee, Seungwan Hong, and Sunghoi Hur</i>	
[5.3] A Novel 3D Stacked Vertical-Channel High-Voltage Peripheral Transistor for Largely Scaled the WL Driver Circuit of 1000-Layer 3D NAND Flash	65
<i>Teng-Hao Yeh, Hang-Ting Lue, Wei-Chen Chen, Keh-Chung Wang, and Chih-Yuan Lu</i>	
[5.4] On the Challenges of Open-Block Reads in 3D NAND	69
<i>Albert B. Chen, Dong-il Moon, Zhenni Wan, Jiahui Yuan, Henry Chin, and Changyuan Chen</i>	

Session 6: Emerging Memory

[6.1] Enhancing 3D XPT/SOM Reliability: Strategies for Mitigating Spike Current and Improving Read Endurance	73
<i>C. L. Sung, D. Daudelin, W. C. Chien, R. C. Jordan, S. Cheng, L. Gignac, D. Bishop, C. W. Yeh, L. Buzi, C. W. Cheng, J. X. Zheng, E. K. Lai, A. Ray, A. Grun, H. Y. Cheng, C. H. Lin, T. W. Chang, T. Takken, R. L. Bruce, M. BrightSky, H. L. Lung</i>	
[6.2] Proposal of Block Erase and Verify Schemes for Ferroelectric NAND: Overcoming Critical Challenges from Threshold Voltage Polarity	77
<i>Song-Hyeon Kuk, Bong Ho Kim, Youngkeun Park, Hyeon-Seong Hwang, Jae-Hoon Han, Byung Jin Cho, Byung Chul Jang, and Sang-Hyeon Kim</i>	
[6.3] Low Write Power and Field-Free sub-ns Write Speed SOT-MRAM Cell with Design Technology of Canted SOT Structure and Magnetic Anisotropy for NVM	81
<i>T. V. A. Nguyen, H. Naganuma, H. Honjo, Y. Sato, T. Tanigawa, S. Ikeda, and T. Endoh</i>	
[6.4] STT-MRAM Antifuse Macro for Memory, SoC, and FPGA Chips	85
<i>S. M. Alam, X. Zhang, H. Xu, M. Sadd, M. DeHerrera, S. Ikegawa, F. B. Mancoff, K. Nagel, Y. Kim, and S. Aggarwal</i>	

Session 7: NAND III

[7.1] On-Chip Capacitors with Wall-Type Structure in 9th Generation 3D V NAND Flash Memory	89
<i>Tae-Gon Lee, Ji-Eun Ha, Kang-in Lee, Jung-Hwan Lee, Hyung-geun Yook, In-Chul Shin, Jang-Hwan Jeong, Min-Kyu Kang, Joon-Sung Lim, Kyungyoon Noh, Seungwan Hong, and Sung-Hoi Hur</i>	
[7.2] Low Cost 'On Pitch Select Gate' (OPS) Technology for 3D Flash Memory	93
<i>Abhijith Prakash, Xiang Yang, James Kai, Xiaochen Zhu, Henry Chin, Guirong Liang, Deepanshu Dutta, Masaaki Higashitani, Kazuki Isozumi, Shinsuke Yada, Sayako Nagamine, Kenichi Okabe, Yutaka Ohira, Manabu Hayashi, Satoshi Shimizu, Hideto Tomiie, Takayuki Inoue, Shota Murai, Takeshi Sakaguchi, Youichi Minemura, Shoichi Miyazaki, Megumi Ishiduki, Yasuhiro Shiino, and Shinji Suzuki</i>	
[7.3] Innovative V-NAND Flash Structure with Dual Trap Layer for Future Generations of Multi-Bit Device	97
<i>Jeongyoon Yeo, Joonsung Kim, Younghwan Son, Taein Lee, Sejun Park, Min-Kyu Jeong, Jung Hoon Lee, Suk-Kang Sung, Dong-Gu Kang, Seungwan Hong, and Sung Hoi Hur</i>	
[7.4] Demonstration of Conformal MoS₂ on High-Aspect-Ratio Structures up to 40:1 and Exploration of Manufacturability in a 300mm Fab for 3D NAND applications	101
<i>Hao-Ling Tang, Keith T. Wong, Minrui Yu, Jason Appell, Pei Liu, Chunyu Wong, Yi-Hsuan Sharon Hsiao, Hongwen Zhou, Luc Thomas, Lixia Rong, Lavinia Nistor, Ming-Hui Chiu, Xin Meng, Jee-Jay Chen, Dongqing Yang, Gopal Bajaj, Arvind Kumar, Michel Frei, Srinivas D. Nemani, Mahendra Pakala, and Ellie Yieh</i>	

Session 8: Ferro

[8.1] Novel Ultrafast Non-Destructive Readout of FeRAM by Low-Voltage Transient Current	105
<i>Mor M. Dahan, Emanuel Ber, Florian Wunderwald, Gilad Zilberman, Guy Orlev, Yair Keller, Einav Raveh, Ruben Alcalá, Thomas Mikolajick, Uwe Schroeder, and Eilam Yalon</i>	

[8.2] Comparative Study of Channel Materials for Ferroelectric NAND Applications	109
<i>Lance Fernandes, Prasanna Venkatesan, Mengkun Tian, Yu-Hsin Kuo, Nashrah Afroze, Salma Soliman, Sanghyun Kang, Dyutimoy Chakraborty, TaeYoung Song, Chengyang Zhang, Kijoon Kim, Kwangyou Seo, Kwangsoo Kim, Wanki Kim, Daewon Ha, and Shimeng Yu, Suman Datta, and Asif Khan</i>	
[8.3] Ferroelectrics for Vertical NAND Flash Applications.....	113
<i>Prasanna Venkatesan and Asif Khan</i>	
Posters Session	
[P1] Utilizing 2T SONOS Cell Characteristics for L2/Euclidean Distance Computing - From Unit Cell to Array Operations.....	117
<i>Yu-Hsuan Lin, Po-Hao Tseng, Ming-Hsiu Lee, Yu-Yu Lin, Feng-Min Lee, Dai-Ying Lee, Pei-Ying Du, Chih-Chieh Lin, Teng-Hao Yeh, Kuang-Yeu Hsieh, Keh-Chung Wang, and Chih-Yuan Lu</i>	
[P2] Design Technology Co-Optimization of 3D SRAM Macro in Nanosheet Technology for High-Bandwidth Applications	121
<i>Anurag Swamkar, Dawit Abdi, Bhawana Kumari, Priya Venugopal, Nicolas Pantano, Geert Hellings, Jaydeep Kulkarni, Dwaipayan Biswas, Julien Ryckaert, and Fernando Garcia Redondo</i>	
[P3] Dual-Mode 16kb Memory: Transforming a Ferroelectric Capacitor Bitcell into Resistive Filamentary Memory	125
<i>T. Januel, O. Billoint, L. Grenouillet, S. Martin, J. M. Portal, and E. Vianello</i>	
[P4] Monolithic 3D Macro Integrating CMOS with Ambipolar SONOS Tunnel FET for High Performance Edge-AI Computing Applications.....	129
<i>P. H. Tseng, F. M. Lee, C. C. Yang, H. W. Chiang, C. T. Huang, Y. H. Lin, Yu-Yu Lin, N. C. Lin, P. J. Sung, C. T. Wu, W. F. Wu, C. H. Shen, T. H. Hou, A. Y. Wu, H. Y. Cheng, T. H. Yeh, M. H. Lee, and K. Y. Hsieh</i>	
[P5] AI-Doped HZO: A BEoL Compatible Ferroelectric Material for Automotive-Grade Memory.....	133
<i>David Lehninger, Ayse Sünbül, Hannes Mähne, Thomas Kämpfe, Alison Viegas, Justine Barbot, Kerstin Bernert, Steffen Thiem, Konrad Seidel, and Maximilian Lederer</i>	
[P6] Hardware Implementation of Ring Oscillator Networks Coupled by BEOL Integrated ReRAM for Associative Memory Tasks	137
<i>Wooseok Choi, Thomas Van Bodegraven, Jelle Verest, Olivier Maher, Donato F. Falcone, Antonio La Porta, Daniel Jubin, Bert J. Offrein, Siegfried Karg, Valeria Bragaglia, and Aida Todri-Sanial</i>	
[P7] Simulation of Ge-Rich PCM Device Material Evolution from Post-Deposition Anneal to Programming Operations	141
<i>E. Piccinini, N. Giuliani, M. Baldo, E. Petroni, S. Calvi, L. Laurin, F. Nardi, A. Redaelli, R. Annunziata, and L. Larcher</i>	

[P8] Bayesian Neural Network Realization by Random Telegraph Noise in 40nm TaOx ReRAM CiM	145
<i>Junnosuke Furukawa, Koki Shibata, Kenshin Yamauchi, Naoko Misawa, Satoshi Awamura, Chihiro Matsui, and Ken Takeuchi</i>	
[P9] Relaxation-Aware Programming in RRAM: Evaluating and Optimizing Write Termination	149
<i>M. Correa Cueto, B. Giraud, M. Drouard, G. Piccolboni, G. Molas, and G. Pillonnet</i>	
[P10] Analog Multilevel eDRAM-RRAM CIM for Zeroth-Order Fine-Tuning of LLMs	153
<i>Mufeng Chen, Luqi Zheng, Jian-Yu Lin, Peide D. Ye, and Haitong Li</i>	
[P11] A Precision-Adaptive ECC Strategy with Computing Fusion Decoding for Near/In-Memory Computing	157
<i>Pufan Xu, Peng Yao, Bin Gao, Jianshi Tang, He Qian, and Huaqiang Wu</i>	
[P12] Dynamic Flash Memory Operation Experimentally Validated with 65nm SOI Technology	161
<i>Koji Sakui, Daniele Garbin, Yoshihisa Iwata, Gautam Gaddemane, Yisuo Li, Yiqun Wan, Kenichi Kanazawa, Eyup Can Demir, Iwao Kunishima, Andrea Fantini, Masakazu Kakumu, Christophe Lorant, and Nozomu Harada</i>	
[P13] 1kb IGZO TFT Based Flexible SRAM for IoT Applications	165
<i>Djihad Nacereddine Bouakaz, Mohit Dandekar, Jelle Biesmans, Wim Dehaene, and Kris Myny</i>	
[P14] Enabling Merged 3D NAND Memory Hole and Interlayer Dielectric (ILD) Contact Etches with Deposition and Etch Co-Optimization (DECO)	169
<i>John Hoang, George Matamis, Calvin Pham, Hao Chi, Jonathan Church, and Pramod Subramonium</i>	
[P15] Deposition of ALD-Molybdenum for Flash Memory Wordline Metallization	173
<i>Joshua Collins, Sanjay Gopinath, Kaihan Ashtiani, Shruti Thombare, Xiaolan Ba, Griffin Kennedy, and Juwen Gao</i>	
Author Index	177