

2025 IEEE 43rd VLSI Test Symposium (VTS 2025)

**Tempe, Arizona, USA
28-30 April 2025**



**IEEE Catalog Number: CFP25029-POD
ISBN: 979-8-3315-2145-5**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25029-POD
ISBN (Print-On-Demand):	979-8-3315-2145-5
ISBN (Online):	979-8-3315-2144-8
ISSN:	1093-0167

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Challenge Selection for Salvaging Faulty APUFs.....	1
<i>Yeqi Wei, Wenjing Rao, Natasha Devroye</i>	
SALTY: Explainable Artificial Intelligence Guided Structural Analysis for Hardware Trojan Detection	8
<i>Tanzim Mahfuz, Pravin Gaikwad, Tasneem Suha, Swarup Bhunia, Prabuddha Chakraborty</i>	
SCAPEgoat: Side-Channel Analysis Library	15
<i>Dev Mehta, Trey Marcantino, Mohammad Hashemi, Sam Karkache, Dillibabu Shanmugam, Patrick Schaumont, Fatemeh Ganji</i>	
From Design to Inspection: Can Inspection-Aware Design Enhance Reliability in Advanced Packaging?.....	22
<i>Katayoon Yahyaei, M Shafkat M Khan, Navid Asadizanjani</i>	
Test Complexity in the Semiconductor Landscape.....	27
<i>Suma Ayyagari</i>	
Reliability Challenges for Advanced Packaging	32
<i>Christopher Bailey</i>	
AI for Test : (Innovation Practices Track)	36
<i>Arjun Chaudhuri, Soyed Tuhin Ahmed</i>	
ML-Based Adaptive Wafer Sort to Preserve Diagnostic Information.....	37
<i>Yun-Sheng Liu, Min-Hsin Liu, James Chien-Mo Li</i>	
Multi-Core V_{min} and Worst-Core V_{min} Prediction Using SOMAC	44
<i>Jeng-Yu Liao, Li-Yang Wang, James Chien-Mo Li, Harry H. Chen</i>	
Reliable Board-Level Degradation Prediction with Monotonic Segmented Regression Under Noisy Measurement	51
<i>Yuxuan Yin, Rebecca Chen, Varun Thukral, Chen He, Peng Li</i>	
Silent Data Corruption: Advancing Detection, Diagnosis, and Mitigation Strategies	58
<i>Peter Domanski, Mukarram Ali Faridi, Gabriel Kaunang, Wilson Pradeep, Adit Singh, Muhammad Alfian Amrizal, Yanjing Li, Farshad Firouzi, Krishnendu Chakrabarty</i>	
Hardware Security and Test for AMS Circuits	69
<i>Arjun Chaudhuri</i>	
ChipMnd: LLMs for Agile Chip Design	70
<i>Farshad Firouzi, David Z. Pan, Jiaqi Gu, Bahar Farahani, Jayeeta Chaudhuri, Ziang Yin, Pingchuan Ma, Peter Domanski, Krishnendu Chakrabarty</i>	
Chip Aging and Double Transition Faults	80
<i>Irith Pomeranz</i>	
Gate Leakage Current Integration-Based Dielectric Breakdown Monitor in a 12nm FinFET Process	87
<i>Mateo Rendón, Ian Hill, André Ivanov</i>	
Designing Radiation-Hardened D Flip-Flop with Reduced Latency and Area Using Filtering Buffer	94
<i>Nelson M.-C. Wu, Lowry P.-T. Wang, Chia-Wei Liang, Charles H.-P. Wen, Herming Chiueh</i>	

Special Session: Trustworthy Hardware-AI at the Cloud	101
<i>Francesco Angione, Paolo Bernardi, Alberto Bosio, Harish Dattatraya Dixit, Salvatore Pappalardo, Annachiara Ruospo, Ernesto Sanchez, Arani Sinha, Vittorio Turco</i>	
Fault Modeling and Testing of ReRAM-Based CAM Array	112
<i>Haneen G. Hezayyin, Mahta Mayahinia, Mehdi Tahoori</i>	
Defect Severity Analysis for Analog Circuits Using Zoom Search and Hierarchical Fault Simulation	119
<i>Mehmet Onder, Lakshmanan Balasubramanian, Rubin Parekhji, Suriyaprakash Natarajan, Sule Ozev</i>	
MicroFI: TensorFlow Lite Based Fault Injection Framework for Microcontrollers	126
<i>Leonardo Alexandrino De Melo, Rodrigo Possamai Bastos, Alberto Bosio</i>	
GLLaMoR: Graph-Based Logic Locking by Large Language Models for Enhanced Robustness	133
<i>Akashdeep Saha, Prithwish Basu Roy, Johann Knechtel, Ramesh Karri, Ozgur Sinanoglu, Lilas Alrahis</i>	
Towards Automated Verification of IP and COTS: Leveraging LLMs in Pre- and Post-Silicon Stages	138
<i>Sudipta Paria, Aritra Dasgupta, Swarup Bhunia</i>	
LLM-IFT: LLM-Powered Information Flow Tracking for Secure Hardware	143
<i>Nowfel Mashnoor, Mohammad Akyash, Hadi Kamali, Kimia Azar</i>	
BugWhisperer: Fine-Tuning LLMs for SoC Hardware Vulnerability Detection	148
<i>Shams Tarek, Dipayan Saha, Sujan Kumar Saha, Farimah Farahmandi</i>	
Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging*	153
<i>Partho Bhoumik, Christopher Bailey, Krishnendu Chakrabarty</i>	
High-Accuracy, Cost-Effective Built-In Self-Test Approach for High-Resolution Data Converters	160
<i>Emmanuel Nti Darko, Saeid Karimpour, Degang Chen</i>	
Periodic Non-Destructive Memory BIST for Automotive Applications	167
<i>Wei Zou, Artur Pogiel, Albert Au, Martin Keim</i>	
Fine-Grained Steepening of the Fault Coverage Curve of a Pool of Functional Test Sequences	174
<i>Irith Pomeranz</i>	
Test Methodology for Detecting Defect-Based Hold-Time Faults	181
<i>Cheng-Hsiang Tsai, Yu-Teng Nien, Guan-You Chen, Mango Chia-Tso Chao</i>	
Timing-Verification Test Generation Targeting Small Delay Defects	188
<i>Jiezhong Wu, Nilanjan Mukherjee, Irith Pomeranz, Kun-Han Tsai, Janusz Rajske</i>	
Revisiting Microelectronics Resilience and Reliability in the Era of AI	195
<i>Arjun Chaudhuri, Bonita Bhaskaran</i>	
SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS	196
<i>Rui Shi, Seda Ogrenci</i>	

Gradient Attention Map Based Verification of Deep Convolutional Neural Networks with Application to X-Ray Image Datasets	201
<i>Omid Halimi Milani, Amanda Nikho, Lauren Mills, Marouane Tliba, Ahmet Enis Cetin, Mohammed H. Elnagar</i>	
From Signals to Features to Insights: Multi-Level Novelty Detection for Fast Scientific Discovery	206
<i>Devashri Naik, Nastaran Darabi, Sina Tayebati, Dinithi Jayasuriya, Shamma Nasrin, Danush Shekar, Corrinne Mills, Benjamin Parpillon, Farah Fahim, Mark S. Neubauer, Amit Ranjan Trivedi</i>	
APT: Optimal Tree for Diagnosis Simulation	210
<i>Wu-Tung Cheng</i>	
CHEF: CHaracterizing Elusive Logic Circuit Failures	217
<i>Ruben Purdy, Chris Nigh, Wei Li, R. D. Shawn Blanton</i>	
DC Stimulus Electrical Calibration of MEMS Accelerometers.....	224
<i>Ishaan Bassi, Sule Ozev</i>	
Opportunities for Built-In Self-Test Within Emerging mm-Wave Phased-Array and MIMO Architectures	231
<i>Negar Reiskarimian</i>	
Characterization and All-Region Virtual-Source Modeling of 40 Nm GaN HEMT Technology for High Frequency IC Design.....	236
<i>Kexin Li, Armagan Dascurcu, Hari Vemuri, Harish Krishnaswamy</i>	
Garblet: Multi-Party Computation for Protecting Chiplet-based Systems	241
<i>Mohammad Hashemi, Shahin Tajik, Fatemeh Ganji</i>	
Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies.....	248
<i>Haocong Luo, Ismail Emir Yüksel, Ataberk Olgun, A. Giray Yaglikçi, Onur Mutlu</i>	
Low-Power Voltage Reference: Review & Progress	256
<i>Abhishek Pullela, Ashfakh Huluvalay, Arpan Jain, Zia Abbas, Inhee Lee</i>	
Machine Learning Based Calibration Techniques for ADCs: An Overview	261
<i>Tuan Quang Pham, Sai Sanjeet, Bibhu Datta Sahoo</i>	
Machine-Learning Based Blind Digital Calibration of Time-Interleaved ADC	266
<i>Sumukh Prashant Bhanushali, Shamma Nasrin, Debnath Maiti, Arindam Sanyal</i>	
MOSAIC: Collaborative Compute-In-Memory μ Arrays for Flexible and Scalable Deep Learning.....	271
<i>Amit Ranjan Trivedi, Shamma Nasrin, Priyesh Shukla, Nastaran Darabi, Divake Kumar, Dinithi Jayasuriya, Nethmi Jayasinghe</i>	
Innovation Practices Track: Frontiers in Diagnosis and Debug.....	275
<i>Suriyaprakash Natarajan, Saghir A. Shaikh, Wu-Tung Cheng, Sankaran Menon</i>	
Data-Efficient Prediction of Minimum Operating Voltage Via Inter- and Intra-Wafer Variation Alignment.....	276
<i>Yuxuan Yin, Rebecca Chen, Chen He, Peng Li</i>	
Enhancing Metrology to E-Test Correlation Model Accuracy Through Process Expertise Integration	283
<i>Ching-Yi Chang, Matthew Nigh, John Carulli, Yiorgos Makris</i>	

Artificial Bee Colony Optimization to Accelerate High-Speed Serial I/O Tx Equalization.....	290
<i>Cesar A. Sanchez-Martinez, Paulo Lopez-Meyer, Andres Viveros-Wacher</i>	
CBM-TI: Code-Based Masking Against Glitches by Hybridization with Threshold Implementation	295
<i>Hasin Ishraq Reefat, Hossein Pourmehrani, Wei Cheng, Claude Carlet, Abderrahman Daif, Cédric Tavernier, Sylvain Guilley, Naghmeh Karimi</i>	
Test, Debug, and Repair for Chiplet-Based Designs	306
<i>Anshuman Chandra, Esteban Garita-Rodriguez, Pradipta Ghosh</i>	
CED-HDC: Lightweight Concurrent Error Detection for Reliable Hyperdimensional Computing	307
<i>Mahboobe Sadeghipour Roodsari, Vincent Meyers, Mehdi Tahoori</i>	
CLIP: A Structural Approach to Cut Points Matching for Logic Equivalence Checking.....	314
<i>Dinesh Reddy Ankireddy, Sudipta Paria, Aritra Dasgupta, Sandip Ray, Swarup Bhunia</i>	
HighTPI: A Hierarchical Graph Based Intelligent Method for Test Point Insertion.....	321
<i>Zhiteng Chao, Bin Sun, Hongqin Lyu, Ge Yu, Minjun Wang, Wenxing Li, Zizhen Liu, Jianan Mu, Shengwen Liang, Jing Ye, Xiaowei Li, Huawei Li</i>	
Special Session: Bringing Symbolic Execution to the Security Verification of Hardware Designs	328
<i>Kaki Ryan, Cynthia Sturton</i>	
Special Session: ThreatLens: LLM-Guided Threat Modeling and Test Plan Generation for Hardware Security Verification	332
<i>Dipayan Saha, Hasan Al Shaikh, Shams Tarek, Farimah Farahmandi</i>	
Special Session: Security Verification of Microelectronic Systems with Integrated AI Accelerators: Scope, Practice, and Challenges	337
<i>Kazi Mejbaul Islam, Tambiara Tabassum, Dipal Halder, Sandip Ray</i>	
OpenAssert: Towards Secure Assertion Generation Using Large Language Models	341
<i>Anand Menon, Samit Shahnawaz Miftah, Amisha Srivastava, Shamik Kundu, Souvik Kundu, Arnab Raha, Suvadeep Banerjee, Deepak Mathaikutty, Kanad Basu</i>	
Innovation Practices Track: Industry RAS/SDC Innovative Practices - from Silicon to Mega Fleets	346
<i>Fei Su, Yogesh Varma, John Holm, Drew Walton</i>	
A Multi-Step Algorithm to Increase Measurement Accuracy of mm-Wave BIST Using Periodic Structures.....	347
<i>Noah Rajbharti, Esteban Chacon, Muslum Emir Avci, Jennifer Kitchen, Sule Ozev</i>	
Security Verification and Secure Testing Solutions.....	352
<i>Sohrab Aftabjahani, Wilson Pradeep</i>	
Electromigration Reliability Analysis of SRAM-Based Register Files in GPUs and AI Accelerators	353
<i>Mahta Mayahinia, Mehdi Tahoori</i>	

Author Index