

# **2025 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA 2025)**

**Hsinchu, Taiwan  
21-24 April 2025**



**IEEE Catalog Number: CFP25DF6-POD  
ISBN: 979-8-3315-4313-6**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

**\*\*\* *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25DF6-POD
ISBN (Print-On-Demand):	979-8-3315-4313-6
ISBN (Online):	979-8-3315-4312-9

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

# TABLE OF CONTENT

## Session J1: Plenary Session

J1-1	The Future of Microelectronics is in Transistors	1
J1-2	Hardware Accelerator Design and Optimization for Crypto-Algorithms: ~Elliptic Curve, Pairing, and PQCs~	2

## Session T1: Poster Session

T1-1	Highly Enhanced Endurance in Oxygen-Deficient Orthorhombic $\text{HfO}_{2-x}$ Film with Hole Doping	3
T1-2	Restoration of Cu Grain Structure after Chemical Mechanical Polishing For Advanced 3D Integration	5
T1-3	Tri-gate Normally-Off Power MIS-HEMT with Different Fin Configuration and Ferroelectric Charge Storage Gate Stack	7
T1-4	Dependence of N-Well Guard Ring Bias on Latch-up Failure Level in a HV/LV Mixed-Voltage CMOS IC	9
T1-5	Impact of High- $\kappa$ Passivation Layers on the Electrical Stability of p-GaN Gate HEMTs	11
T1-6	Heat Dissipation Through Thermal Rail Insertion in Face-to-Face 2 Layer Stacked 6T CFET SRAM	13
T1-7	High Performance BEOL-compatible Amorphous Oxide Semiconductor Thin Film Transistor by Gate Insulator Improvement	15
T1-8	Scalability Assessment of BEOL FeFETs for Memory Applications	17
T1-9	Improved Delay and Inverter Performance of Negative Capacitance Bulk Junctionless Transistors	19
T1-10	Impact on Dynamic Switching Performance for SiC MOSFETs with Current Spreading Layer	21
T1-11	Comparative Analysis of Electrical Characteristics of $\beta\text{-Ga}_2\text{O}_3$ Schottky and PN Diodes	23
T1-12	Optimizing 3.3kV Floating Guard Ring Structures in SiC Power Devices for Enhanced Breakdown Voltage	25
T1-13	Amorphous Lanthanum Oxyhalide as possible high K Gate Dielectric	27
T1-14	Performance Evaluation of 55nm SRAM Cell with Buried Power Rail and Backside Power Delivery Network	29
T1-15	Analysis of Low-Temperature Synthesized Graphene	31
T1-16	Abnormal On-Current Degradation Behavior in LDMOS Devices with Variant Positions of Contact Field Plate	33

## Session T2: Paper Session - CMOS Memory and Cryo CMOS

T2-1	OTP-Generated Physical Unclonable Function for Hardware Security of AIoT Devices in Logic CMOS Platform	35
T2-2	Logic-Compatible Low-Voltage Complementary Analog Memory by CMOS FinFET Technology	37
T2-3	Experimental Characterization of Dopant Freeze-out Effect Enhanced Electrical Variability in Cryogenic 16-nm Complementary FinFETs	39

# TABLE OF CONTENT

T2-4 Enhanced Self-Heating and Reduced Thermal Conduction to Adjacent Devices at Cryogenic Temperatures with 200 nm SOI MOSFETs	41
---	----

## Session J2: Joint Special Session - Silicon Photonics and Optical Communication

J2-1 Heterogeneously Integrated III-V Devices and Si Photonics Circuits for Short Distance Optical Interconnects	43
J2-2 Smart-Cut Technology Driving the New AI Era with SOI, Lithium-Rich Materials and III-V Engineered Wafers	44
J2-3 Silicon Photonics and 3D-electronic-photonic-integrated-circuits (3D EPICs) for Future AI and High-performance Computing Systems	45
J2-4 High-Frequency Transmitter Design for Optical, mmWave and Hybrid Communication System	46
J2-5 A 112Gb/s PAM-4 XSR Transceiver for Co-packaged Optics	47
J2-6 High-Speed CMOS Silicon Photonic PAM4 Transceiver Front-End Circuits	48

## Session D1: Paper Session - High-Speed Analog and RF

D1-1 A 4~20-Gb/s Bit-Error-Rate Tester (BERT) Chiplet in 40-nm CMOS	52
D1-2 A Type-I PLL With Foreground Unity-Gain Bandwidth Calibration	56
D1-3 A D-Band IQ Sub-Harmonic Up-Conversion Mixer in 65-nm CMOS Process	60
D1-4 A 22FDX Device and Balun Co-Optimized PA Achieving 23dBm Psat, 34.9% Peak PAE, 19.5% 6dB-PBO PAE and 20.6dB Gain at 28GHz for 5G Application	62

## Session D2: Paper Session - AI Hardware Accelerator

D2-1 A Low-cost Reconfigurable Architecture for Efficient Softmax and GELU in Transformers	66
D2-2 SAVE: Systolic Array-based Accelerator for Vision Transformer with Efficient Tiling Strategy	70
D2-3 CORA: Improving Computational Throughput in Compressor-Based MAC Designs via <u>Carry-Out</u> Replaced Multiply-Accumulator	74
D2-4 Energy-Efficiency Pipelined Architecture Design for RRAM-Based Digital Computing-in-Memory Applications	78

## Session T3: Special Session - High Performance, Ultralow Power CMOS Materials and Devices

T3-1 BEOL-compatible Oxide Semiconductor Devices: Promising Technology Enablers for Future Monolithic 3D Integrated Circuits	82
T3-2 Nanosheet Extensions and CFETs to Boost PPA Gain	83
T3-3 What's Needed to Make 2D Semiconductors Useful for Electronics?	85
T3-4 Addressing Key Process Roadblocks to Enable Epitaxial MX <sub>2</sub> and Layer Transfer in a 300mm Fab	86

## Session D3: Paper Session - ADC and Power Management

D3-1 An 84.8-dB SNDR 62.5-kHz Bandwidth 2nd-order Noise-Shaping SAR ADC with a Duty-Cycled OTA Sharing Technique	88
--	----

# TABLE OF CONTENT

D3-2 A 10-MHz BW 70.3-dB SNDR Continuous-Time  $\Delta\Sigma$  Modulator with PI Integrator for Frequency Modulated Continuous Wave Systems 92

D3-3 A Buck-Boost Converter with Duty-Cycle and Dynamic Slope Compensation Techniques for Output Ripple Reduction 95

D3-4 Adaptively Skewed Gate Driver Integrated Circuit for SiC MOSFETs to Reduce Switching Loss 99

## Session D4: Paper Session - Efficient Signal Processing Circuit Design

D4-1 An Energy Efficient 64-2048-Point FFT Computation Chip for EEG Signal Processing 103

D4-2 A Power-Area Efficient Approximate Multiplier Based on Piecewise-Plane-Fitting 107

D4-3 Sliding-Window-based Fast and Lightweight ADC Pseudo-Randomness Compensation Technique for Low-Cost ADC 111

D4-4 Accelerating Polynomial Multiplication Using a Three-Stage NTT with Radix-2 Butterfly Unit 115

## Session J3: Plenary Session

J3-1 Paths Forward for CMOS Technology in Angstrom Era 119

J3-2 AI Assistant for Analog IC Design? 120

## Session T4: Paper Session - Modeling of Leading Edge Node of CMOS

T4-1 Cross-Layer Modeling of Self-Heating Coupled Reliability with Back Side Power Delivery Network 121

T4-2 Modeling and Simulation of Intrinsic Gate Capacitance in Ultrathin Body Nanosheets Including Quantum Effects 123

T4-3 Ultra-scale ( $0.014 \mu\text{m}^2$ ) High-efficient 10A 6T CFET-SRAM Cells Combined Backside Power Deliver Networks and Backside Bit-lines 125

T4-4 Unveiling the Potential of Nanosheet and Complementary FET with MFIS and MFMIS Ferroelectric Negative-Capacitance Gate Stack 127

## Session T5: Special Session - Quantum Computing Devices and Materials

T5-1 Hole Spin Qubits in Si-MOS and Ge Heterostructures: Origins and Recent Progresses 129

T5-2 Devices Utilizing New Materials for Semiconductor Quantum Technologies 130

T5-3 Quantum Advantage: Quantum Computing and Quantum Memory Hardware Design- A Practical Approach 131

## Session T6: Paper Session - FeFET Devices and Applications

T6-1 Superlattice HfZrO<sub>2</sub> Ultra-Thin Poly-Si Channel (3.5 nm) Junctionless 1T FeTFTs Featuring Nearly Zero Memory Window Degradation Rate (2.8%) and Robust 10 K to 423 K Retention for 3-D NAND NVMs and Neuromorphic Systems 133

T6-2 28nm Ferroelectric Field Effect Transistor Based Associative Memory Array for Few-Shot Learning and Genome Analysis 135

# TABLE OF CONTENT

T6-3 Enhancing Analog Performance in Ferroelectric Synapses via Independent Double-Gate Nanosheet FeFETs	137
T6-4 Investigation of the Gate Dimension Influences on Performance and Reliability of Silicon-Doped Hafnium Oxide (HSO) FeFETs	139

## Session D5: Special Session - GaN/SiC Electronics

D5-1 The Advantages of SiC MOSFETs for High Efficiency Power Supplies	141
D5-2 Compound Semiconductor for AI & AI for Compound Semiconductor	142
D5-3 Evolution of Power Semiconductors in Electric Vehicles and Development Trends of GaN Devices	143

## Session D6: Paper Session - System Security, Memory, and ECO Design

D6-1 Address-Dependent Divided-Bit-Line NAND Flash Memory for Reduction in Latency and Energy	144
D6-2 Spectre Attack Detection with Formal Method on RISC-V Processor at RTL Design Level	148
D6-3 Multi-well ECO Fabric Base Standard Cell to Enable Power Domain Crossings	152

## Session T7: Special Session - Emerging Technologies for High-Performance Computing

T7-1 Lateral Thermal Atomic Layer Etching of 2D MoS <sub>2</sub>	156
T7-2 Hitting Atomic Limits: Advances in (Area-Selective) Atomic Layer Deposition to Enable the Angstrom Era	157
T7-3 Chemical and Mechanical Optimization over Structure and Interfaces in 2D Semiconductors	158
T7-4 Integrated Lithium Niobate Nonlinear Photonics	159
T7-5 Pre-Calibration of Initial Phases for Operating Programmable Photonic Integrated Circuits	160
T7-6 Low-energy AI Computing with Photonic Integrated Circuits	161
T7-7 Pockels Materials for Next Generation Computing and Communication	162

## Session J5: Joint Special Session -Neuromorphic Computing, AI and High Performance Processors

J5-1 Future of Computing: towards Energy Efficient Cognitive Chips	163
J5-2 Beyond FinFETs: Transistor-to-GDS Benchmarking of AI Accelerators using Nanosheets and CFETs	165
J5-3 Silicon on Insulator: A Versatile Platform for Neuromorphic Computing Using Quantum Tunneling in Standard CMOS Devices	167
J5-4 RIKEN CGRA: Exploration of Reconfigurable Architectures for HPC and AI	169
J5-5 Development of AI accelerators at Preferred Networks	170
J5-6 Empowering AI Innovation with Versatile and Open-source RISC-V Processor	171

# TABLE OF CONTENT

## Session D7: Paper Session - Hardware Friendly Model Optimization for Compute Intensive Applications

D7-1 Mixed-Precision Computing for the Denoising Diffusion Implicit Models by Trainable Thresholds	172
D7-2 Training and Optimization of Spiking Transformer Models under ReRAM Non-Ideal Effects	176
D7-3 Constrained Bi-Objective Pruning Framework for Ultra-Low Latency ML Inference on FPGAs	180
D7-4 Reconfigurable and Hardware-Efficient KECCAK Architecture with SHAKE Integration and Dynamic Input Processing for Post Quantum Cryptography	184

## Session D8: Paper Session - Advances in Physical Design for Chips and Packages

D8-1 Efficient Chip-Level Global Router: ICCAD 2024 CAD Contest Problem D	188
D8-2 A Detailed-Routability-Driven 3D Global Router Using Soft Demand and Pin Map Factor	192
D8-3 River Segments Detection Strategy for Advanced Packages Routing	196
D8-4 Overflow-Aware Via Placement for Dense Die-to-Die Connections in Advanced Package Routing	200

## Session T8: Paper Session - Magnetic Devices and Applications

T8-1 From MRAM to SP-MTJ: An Ultrathin Mo Insertion in Magnetic Tunnel Junction-based P-bits for Solving Combinatorial Optimization Problem	204
T8-2 Improved STT Efficiency with Ultrathin Magnesium Composite Free Layer for Energy-Efficient MRAM	206
T8-3 A 2-Bit 4T2MTJ MRAM Bit-Cell for Compute-in-Memory Applications	208
T8-4 Magnetic Shift Register with Self-Differential Sensing Method	210

## Session D9: Special Session - 3D Integration Circuit

D9-1 BBCube™ Large-Scale 3DI using WOW/COW Hybrid Processes	212
D9-2 Siemens Physical Verification solution in 3DICs	216
D9-3 3DIC Physical Design Flow: Recent Progress and Perspectives	217

## Session D10: Paper Session - Design and Test of Systems in Advanced Technology

D10-1 Hybrid Structured Clock Network Construction with GPUs for Large Designs	218
D10-2 Stabilizer-Based Dynamic Assertion Circuits (SBDACs) for Quantum Circuits	222
D10-3 Repair and Timing-Aware Signal Path Assignment for Inter-Die Interconnects	226
D10-4 Behavioral Model Compiler for Simulating Read Disturbances and Read/Write Errors in STT-MRAMs	230

## Session T9: Paper Session - Heterogeneous Devices and Integration

T9-1 An Innovative Programmable Packaging for AIoT Application	234
--	-----

# TABLE OF CONTENT

T9-2 A Study of Bit Revival Operation for Logic Compatible Twin-bit RRAM in FinFET Technologies 236

T9-3 Design and Optimization of Ge PINIP Photodetectors for Enhanced Responsivity and Bandwidth in Ultrafast Photonic Applications 238

T9-4 A 90-110GHz Cascode Amplifier for High Gain and Wideband 240

T9-5 Formation of Cu Nodule Defects and Their Impact on the Electrical Properties of RDL 242

## Session J6: Plenary Session

J6-1 Emerging Vertical GaN-on-Silicon Devices for Next Generation Power Electronics 244

J6-2 Accelerating AI Innovation at Interconnect Speed 245

## Session T10: Paper Session - Modules for 2D Channel FET

T10-1 Atomic Layer Epitaxial 2D Dielectric h-AlN as Interfacial Layer with Excellent Leakage and EOT < 1 nm for TMD-FETs 246

T10-2 Synthesis of NbS<sub>2</sub> via H<sub>2</sub>S Annealing of Nb and Its Application as a Contact Material in WSe<sub>2</sub> pFETs 248

T10-3 Scalable Fabrication of High-Performance Short-Channel CVD MoS<sub>2</sub> MOSFETs with Scaled Dielectric Using a Metal-Bridging Free Approach 250

## Session T11: Special Session - Advanced Memory Technology

T11-1 Next-generation NAND Technology 252

T11-2 Reliability Issues and Optimization Strategies in HfO<sub>2</sub> Based Ferroelectric Field Effect Transistors 253

T11-3 Overview of Capacitor-less 3D DRAM using Gate Controlled Thyristor (GCT) 254

## Session D11: Special Session - Hardware Security

D11-1 Physical Attack Surfaces and Countermeasures of Secure ICs in Flip Chip Packaging 256

D11-2 A Secure and Robust Design of the Samsung TRNG System: Compliance with NIST SP 800-90A/B/C, AIS 20/31, and ISO 26262 ASIL-D as a Root of Trust 257

D11-3 Performance Evaluation in Hardware Security: Upper-bounds by Attacks and Lower-bounds by Models 261

D11-4 Ultra-Low-Cost Circuits for Chip Security and Trust 262

## Session D12: Industrial Session - How AI Changes EDA (and vice versa): Vendor Perspectives

D12-1 Applications and Developments of AI in the Field of EDA 263

D12-2 ASO.ai: Leveraging AI-Driven EDA to Optimize Analog Circuit Design and Migration at Advanced Process Nodes 264

D12-3 New Era of Intelligent System Design and Co-Optimization by EDA AI Innovation 265

# TABLE OF CONTENT

## Session T12: Paper Session - Wide Bandgap Devices for Power and RF

T12-1 Investigations of Temperature Dependent Performances in Lateral $\beta$ -Ga <sub>2</sub> O <sub>3</sub> MOSFETs	266
T12-2 Investigation on Component-Level Surge Robustness of 4H-SiC 1700-V VDMOSFET	268
T12-3 A Symmetric 4H-SiC CMOS Inverter with Self-aligned PMOSFET Counter Doping	270
T12-4 Investigations of H <sub>2</sub> +NO POA Treatment on Gate Breakdown and Stress-induced Interface States Density in 4H-SiC MOS Capacitors	272
T12-5 High-Gain GaN IMPATT Diodes for mm-Wave Signal Generation	274

## Session T13: Paper Session - Oxide Semiconductor Transistors

T13-1 Quantification of Contact-Doping Effect in Ultrathin In <sub>2</sub> O <sub>3</sub> Transistors	276
T13-2 Impact of Channel Thickness and Annealing Ambient on Electrical Characteristics of Ultrathin body AlO <sub>x</sub> -passivated InO <sub>x</sub> FETs	278
T13-3 Source/Drain Electrode Tuning for Self-Heating Mitigation in Double-Gate IGZO OSFET Using 12-inch IGZO-on-Si 3D Monolithic Integration	280
T13-4 Reliability Study of Self-Aligned Top-Gated a-IGZO TFTs by N <sub>2</sub> and N <sub>2</sub> O Plasma Treatment	282

## Session D14: Industrial Session - Advanced SRAM and AI-Driven Supply Chain Innovations

D14-1 A Second-Path Moore's Law Scaling (2PMLS) Below 10nm to Optimize PPACT- Part I: Inventions on Outside-Gate Structures for Fin/GAA-Transistors and 6T SRAM Cells with Modeling Results	284
D14-2 SRAM and Compute-In-Memory with Advanced Technology Nodes	288
D14-3 Elevating Performance through Autonomous Planning and AI	290

## Author Index