2025 IEEE 75th Electronic Components and Technology Conference (ECTC 2025)

Dallas, Texas, USA
27-30 May 2025

Pages 1-589

IEEE Catalog Number: CFP25ECT-POD
ISBN: 979-8-3315-3933-7

Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP25ECT-POD
ISBN (Print-On-Demand): 979-8-3315-3933-7
ISBN (Online): 979-8-3315-3932-0
ISSN: 0569-5503

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2025 IEEE 75th Electronic Components and Technology Conference (ECTC)

ECTC 2025

Table of Contents

Foreword lxxiii
ECTC 2025 Executive Committee lxxvi
ECTC 2025 Program Committee lxxviii

Session 1: Processing and Packaging Articles for 3D Integration

SoW-X: A Novel System-on-Wafer Technology for Next Generation AI Server Application 1
Po-Chang Shih (Taiwan Semiconductor Manufacturing Company, Ltd, R.O.C.), An-Jhih Su (Taiwan Semiconductor Manufacturing Company, Ltd, R.O.C.), King-Ho Tam (Taiwan Semiconductor Manufacturing Company, Ltd, R.O.C.), Tze-Chiang Huang (Taiwan Semiconductor Manufacturing Company, Ltd, R.O.C.), Kris Chuang (Taiwan Semiconductor Manufacturing Company, Ltd, R.O.C.), and John Yeh (Taiwan Semiconductor Manufacturing Company, Ltd, R.O.C.)

Face-Down Bonding and Heterogeneous Chiplet Integration by using Bumpless Chip-on-Wafer (COW) with Waffle Wafer Technology 7
Yoshiaki Satake (Murata Manufacturing Co., Ltd., Japan), Wataru Doi (Murata Manufacturing Co., Ltd., Japan), Hajime Kato (Panasonic Connect Co., Ltd., Japan), Shogo Okita (Panasonic Connect Co., Ltd., Japan), Tatsuya Funaki (Murata Manufacturing Co., Ltd., Japan), and Takayuki Ohba (Institute of Science Tokyo, Japan)

Electrical Properties and Reliability of Back-Side Redistribution Layer Based on Inorganic Dielectric in 3D Stacked Memory Package 12
Jong-Yeon Kim (SK hynix Inc., Rebublic of Korea), Jae-Cheol Shim (SK hynix Inc., Rebublic of Korea), Sung-Kyu Kim (SK hynix Inc., Rebublic of Korea), Danee Cho (SK hynix Inc., Rebublic of Korea), Seung-Chul Han (SK hynix Inc., Rebublic of Korea), Ho-Young Son (SK hynix Inc., Rebublic of Korea), and Kangwook Lee (SK hynix Inc., Rebublic of Korea)

A Novel 3D Heterogeneous Integration using 2 μm Bond Pitch Die-to-Wafer Hybrid Cu Bonding and Wafer Reconstruction Process .... N/A
Pilkyu Kang (Samsung Electronics, Korea), Jaejin Lee (Samsung Electronics, Korea), Moonkeun Kim (Samsung Electronics, Korea), Eunmi Kim (Samsung Electronics, Korea), Kyu-Ha Lee (Samsung Electronics, Korea), Chanmi Lee (Samsung Electronics, Korea), Jaehwa Park (Samsung Electronics, Korea), Minwoo Rhee (Samsung Electronics, Korea), Kwangjin Moon (Samsung Electronics, Korea), and Sangjin Hyun (Samsung Electronics, Korea)

Enabling Chip-to-Wafer Hybrid Bonding Scaling to 1um Pitch With Optimal Power Delivery Using New Bond Via Architectures 20
Golsa Naderi (Intel Corp, USA), Adel Elsherbini (Intel Corp, USA), Brandon M Rawlings (Intel Corp, USA), Shawna Liff (Intel Corp, USA), Saurabh Chauhan (Intel Corp, USA), Qiang Yu (Intel Corp, USA), Arian Rahimi (Intel Corp, USA), Cynthia Cooper (Intel Corp, USA), Theodros Bejitual (Intel Corp, USA), Phanindhar Shivapooja (Intel Corp, USA), Matthew Stolt (Intel Corp, USA), Md Imran Hossain (Intel Corp, USA), and Cemil M Atay (Intel Corp, USA)

No Flux Thermocompression Bonding: Adapting to the Future 25
Jonathan Abdilla (BE Semiconductors N.V. (BESI), Austria), Martin Kainz (BE Semiconductors N.V. (BESI), Austria), Benedikt Pressl (BE Semiconductors N.V. (BESI), Austria), Mario Fraubaum (BE Semiconductors N.V. (BESI), Austria), Chris Scanlan (BE Semiconductors N.V. (BESI), Switzerland), Jaber Derakhshandeh (imec, Belgium), and Eric Beyne (imec, Belgium)

Integration Solution for Thin D2W Hybrid Bonding for Yield and Reliability 33
Xiao Dong Chen (Applied Materials, Singapore), Guan Huei See (Applied Materials, Singapore), Yin Wei Lim (Applied Materials, Singapore), Prayudi Lianto (Applied Materials, Singapore), Peng Suo (Applied Materials, Singapore), Chang Bum Yong Andy (Applied Materials, Singapore), Santosh Kumar Rath (Applied Materials, Singapore), and Xing Zhao (Applied Materials, Singapore)

Session 2: Co-Packaged Optics

Heterogeneous Integration of Fiber-Based Co-Packaged Optics with EMIB Technology: Assembly, Performance, and Reliability 37
Kumar Abhishek Singh (Intel Corporation, USA), Ziyin Lin (Intel Corporation, USA), Peter A. Williams (Intel Corporation, USA), Darren A. Vance (Intel Corporation, USA), Joel Wright (Intel Corporation, USA), Bilas Chowdhury (Intel Corporation, USA), Todd R. Coons (Intel Corporation, USA), Shahin Mani (Intel Corporation, USA), John Chris Decker (Intel Corporation, USA), Matthew Fritz (Intel Corporation, USA), Pratyasha Mohapatra (Intel Corporation, USA), Vamsi Chandra Meesala (Intel Corporation, USA), Shivani Syal (Intel Corporation, USA), John Oh (Intel Corporation, USA), and Saikumar Jayaraman (Intel Corporation, USA)

6.4Tbps, 224Gbps/Lane Co-Packaged Optical Engines with Fine Pitch Through-Package Interconnects: Powering AI/ML and Next-Gen Data Centers 43

*Sajay Bhuvanendran Nair Gourikutty (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore), Jiaqi Wu (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore), Rathin Mandal (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore), San Sandra (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore), He Bin (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore), Xin Li (Rain Tree Photonics Pte Ltd, Singapore), Jason Tsung-Yang Liow (Rain Tree Photonics Pte Ltd, Singapore), and Surya Bhattacharya (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore)*

Flip-Chip Photonic-Electronic Integration Platform for Co-Packaged Optics using a Glass Substrate with Vertically-Coupled Beam Expanding Lens 48

Yasutaka Mizuno (Sumitomo Electric Industries, Ltd., Japan), Kunio Kobayashi (Sumitomo Electric Industries, Ltd., Japan), Shingo Nakamura (Sumitomo Electric Industries, Ltd., Japan), Masaki Migita (Sumitomo Electric Industries, Ltd., Japan), Hajime Arao (Sumitomo Electric Industries, Ltd., Japan), Tetsuya Nakanishi (Sumitomo Electric Industries, Ltd., Japan), Hiroshi Uemura (Sumitomo Electric Industries, Ltd., Japan), Keiji Tanaka (Sumitomo Electric Industries, Ltd., Japan), Katsumi Uesaka (Sumitomo Electric Industries, Ltd., Japan), Mami Miyairi (FICT LIMITED, Japan), Yoshikatsu Ishizuki (FICT LIMITED, Japan), and Yoichiro Kurita (Institute of Science Tokyo, Japan)

Optical and Electrical Characterization of a Compact Universal Photonic Engine 54

M. F. Chen (TSMC, Taiwan), H. T. Cheng (TSMC, Taiwan), C. H. Tsou (TSMC, Taiwan), S. Y. Hou (TSMC, Taiwan), T. H. Yu (TSMC, Taiwan), Scott Liu (TSMC, Taiwan), Ryan Lu (TSMC, Taiwan), and K. C. Hsu (TSMC, Taiwan)

Large-Scale Glass Waveguide Circuit for Board-Level Optical Interconnects Between Faceplate and Co-Packaged Optical Transceivers 59

Lars Brusberg (Corning Research and Development Corporation, USA), Betsy J. Johnson (Corning Research and Development Corporation, USA), Christian Herbst (Fraunhofer IZM, Germany), Jason R. Grenier (Corning Research and Development Corporation, USA), Matthew J. Dejneka (Corning Research and Development Corporation, USA), Chad C. Terwilliger (Corning Research and Development Corporation, USA), Julian Schwietering (Fraunhofer IZM, Germany), and Henning Schröder (Fraunhofer IZM, Germany)

All-SMF Arrays for Co-Packaged Optics: Optimizing Cost, Complexity and Performance 64

Nandish Mehta (NVIDIA, USA), Segev Zarkovsky (NVIDIA, USA), Benajmin G. Lee (NVIDIA, USA), Raymond Chen (NVIDIA, USA), Shai Cohen (NVIDIA, USA), Liron Gantz (NVIDIA, USA), C. Thomas Gray (NVIDIA, USA), and C. Thomas Gray (NVIDIA)

A +21-dBm per Channel Operation of a 16-Channel CWDM ELSFP Module in Practical Air-Cooling Conditions 70
Kohei Umeta (Furukawa Electric Co., Ltd., Japan), Taketsugu Sawamura (Furukawa Electric Co., Ltd., Japan), Yuki Shiroishi (Furukawa Electric Co., Ltd., Japan), and Hideyuki Nasu (Furukawa Electric Co., Ltd., Japan)

Session 3: Hybrid Bonding Materials and Processing for Advanced Packaging

Morphological Microstructure Characterization and Optimisation of Nanocrystalline Copper Deposition for Fine-Pitch Hybrid Bonding Cu/SiO2 at Low Temperature 76
Mathieu Loyer (STMicroelectronics, France), Marie Maubert (Univ Grenoble Alpes, CEA-Leti, France), Mathilde Gottardi (Univ Grenoble Alpes, CEA-Leti, France), Pierre-Emile Philip (Univ Grenoble Alpes, CEA-Leti, France), Gilles Romero (Univ Grenoble Alpes, CEA-Leti, France), Emilie Deloffre (STMicroelectronics, France), and Maria-Luisa Calvo-Muñoz (Univ Grenoble Alpes, CEA-Leti, France)

Wafer-to-Wafer Bonding With Ultralow Thermal Resistance and High Bonding Energy 83
Wenhao Eric Li (Intel Corporation, USA), Feras Eid (Intel Corporation, USA), Andrey Vyatskikh (Intel Corporation, USA), Richard Vreeland (Intel Corporation, USA), William Brezinski (Intel Corporation, USA), Michael Njuki (Intel Corporation, USA), Christopher Jezewski (Intel Corporation, USA), Rajiv Mongia (Intel Corporation, USA), Krishna Vasanth Valavala (Intel Corporation, USA), Hao Mei (Intel Corporation, USA), and Chaitanya Bakre (Intel Corporation, USA)

Novel Polymer for Hybrid Bonding with Precise Tunable Crosslink Density 87
Shintaro Nagayama (Resonac Corporation, Japan), Ryo Sugano (Resonac Corporation, Japan), Tetsuya Ogawa (Resonac Corporation, Japan), Hiroshi Nakagawa (Resonac Corporation, Japan), Hiroyoshi Deguchi (Resonac Corporation, Japan), and Eisaku Ishikawa (Resonac Corporation, Japan)

Hybrid Bonding With Particle Accommodation Using Polymer Dielectric: Design, Process and Yield Study 92
*Ling Xie (Institute of Microelectronics A*STAR), Yu Shoji (Toray International Singapore Pte. Ltd.), Masaya Jukei (Toray Industries,Inc.), Kota Nomura (Toray Industries,Inc.), Takenori Fujiwara (Toray Industries,Inc.), Hitoshi Araki (Toray Industries,Inc.), Ser Choong Chong (Institute of Microelectronics A*STAR), and Nagendra Sekhar Vasarla (Institute of Microelectronics A*STAR)*

Characterization of Self-Nanoparticulated Cu-Cu Interconnection for Low-temperature Hybrid Bonding 99
Ryotaro Kawashima (Tohoku University), Hirokatsu Sakamoto (Daicel Corporation), Bungo Tanaka (Tohoku University), Tetsu Tanaka (Tohoku University), and Takafumi Fukushima (Tohoku University)

AlN Gap-Fill Process by Aerosol Deposition Method for Application in 3D-IC Packaging 106
Takeki Ninomiya (The University of Tokyo, Japan), Takeshi Takagi (The University of Tokyo, Japan), Masakazu Mori (Ryukoku University, Japan), Masaaki Niwa (The University of Tokyo, Japan), and Tadahiro Kuroda (The University of Tokyo, Japan)

Effect of Grain Size on Cu-Cu Bonding Quality for Fine-Pitch Hybrid Bonding Application 111
Chen-Ning Li (Tung University, Taiwan), Tao-Chi Liu (MacDermid Alpha Semiconductor Solutions, Taiwan), Elie H. Najjar (MacDermid Alpha Semiconductor Solutions, USA), and Chih Chen (Tung University, Taiwan)

Session 4: Large Package Manufacturing and Panel Level Processing

Package Warpage Reduction for Large CoWoS-R Packages 116
Yu-Hsiang Hu (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Chien-Hsun Lee (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Jyun-Siang Peng (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Hsin-Yu Chen (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Pei-Hsuan Lee (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Jowett Li (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), J. Shieh (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Eric Chen (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), M.C. Yew (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Shin-Puu Jeng (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Kathy Yan (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), and Jun He (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C)

Process Development and Reliability Investigation of 120 mm x 120 mm Large 2.5D Package with Low Melting Temperature Solder 122
Kazue Hirano (Resonac Corporation, Japan), Dongchul Kang (Resonac Corporation, Japan), Masaki Takahashi (Resonac Corporation, Japan), Motoo Aoyama (Resonac Corporation, Japan), Yuji Inui (Resonac Corporation, Japan), Takahiro Iseki (Resonac Corporation, Japan), and Sadaaki Katoh (Resonac Corporation, Japan)

New Silicon Capacitor Solutions with Over 1mm -Thick Core Based Embedded Substrate for Extremely Large Package Platform 129
Kyojin Hwang (Samsung Electronics Co. Ltd., Korea), Woobin Jung (Samsung Electronics Co. Ltd., Korea), Heejung Choi (Samsung Electronics Co. Ltd., Korea), Heeseok Lee (Samsung Electronics Co. Ltd., Korea), Junso Pak (Samsung Electronics Co. Ltd., Korea), and Kisu Joo (Samsung Electronics Co. Ltd., Korea)

Board-Level Assembly Challenges and TIM Selections for the Large-Size FCBGA Packages 134
Chengjian Wang (Alibaba Group), Wenchao Wang (Fudan Research Institute in Jiashan), Yangfan Zhong (Alibaba Group), Xianfeng Chen (Alibaba Group), Yangyang Xu (Alibaba Group), Chunjia Sun (Alibaba Group), Chuan Chen (Chinese Academy of Science-Institute of Microelectronics), and Delong Qiu (Jiashan Fudan Research Institute)

Yield Prediction Technology A Game Changer for Cutting Costs and Reducing Ramp Time in FOPLP Lithography 140
John Chang (Onto Innovation, USA), Keith Best (Onto Innovation, USA), Jian Lu (Onto Innovation, USA), and Timothy Chang (Onto Innovation, USA)

Glass-Core Advanced Packaging Substrate Post-Dicing Die Strengths Comprehensive Comparisons for Different Singulation Methods - Dicing Induced SeWaRe Failures Re-Visited Ten Years Later 146
Frank Wei (DISCO Corporation) and Andrew Frederick (DISCO Corporation)

Fundamental Transmission Performance Evaluation of Sub-2 Micron Fine-Wiring for Glass Substrate 154
Masaya Tanaka (Dai Nippon Printing Co.,Ltd.) and Satoru Kuramochi (Dai Nippon Printing Co.,Ltd.)

Session 5: Advanced Design for Heterogeneous Integration

Enabling 20 Tb/s/mm Die-to-Die Bandwidth Density with Advanced Packaging Technologies 161
Zhiguo Qian (Intel Corporation, United States) and Kemal Aygun (Intel Corporation, United States)

Quantifying Signal Return Path Imperfections on Eye Aperture in Die-to-Die Communication 165
Nicolas Izquierdo (Qualcomm Technologies, Inc., USA), Jiawei Zhang (Qualcomm Technologies, Inc., USA), Manoj Rafalia (Qualcomm Technologies, Inc., USA), Jaimeen Shah (Qualcomm Technologies, Inc., INDIA), Eric Foronda (Qualcomm Technologies, Inc., USA), Chan Qian (Qualcomm Technologies, Inc., USA), and Gerardo Romo (Qualcomm Technologies, Inc., USA)

High-speed Packages for the Chiplet Era 170
Meenakshi Upadhyaya (Marvell Semiconductor Inc., USA), Srikrishna Sitaraman (Marvell Semiconductor Inc., USA), Chander Ravva (Marvell Semiconductor Inc., USA), Wei Zhang (Marvell Semiconductor Inc., USA), Eric Tremble (Marvell Semiconductor Inc., USA), Arshiya Vohra (Marvell Semiconductor Inc., USA), Robb Oberst (Marvell Semiconductor Inc., USA), Ting Zheng (Marvell Semiconductor Inc., USA), Luciana Chitu (Marvell Semiconductor Inc., RO), and Roxana Vladuta (Marvell Semiconductor Inc., RO)

Power Integrity and Circuit Characteristics of Integrated Voltage Regulator (IVR) in CoWoS® Advanced Packaging Technology 175
Chuei-Tang Wang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Yen-Ming Chen (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Yuhuan Chen (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Shu-An Shang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Yu-Ming Hsiao (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Kai-Yi Tang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Kuo-Ching Hsu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Ching-Hui Chen (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Mirng-Ji Lii (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Kam Heng Lee (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), and Jun He (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.)

Multi-Chiplet Power Delivery Network (PDN) Co-optimization Considering Current Spectrum by Deep Reinforcement Learning-based Decoupling Capacitor Placement 181
Haeseok Suh (Korea Advanced Institute of Science and Technology (KAIST)), Hyunjun An (Korea Advanced Institute of Science and Technology (KAIST)), Haeyeon Kim (Korea Advanced Institute of Science and Technology (KAIST)), Seonguk Choi (Korea Advanced Institute of Science and Technology (KAIST)), Taesoo Kim (Korea Advanced Institute of Science and Technology (KAIST)), Keeyoung Son (Korea Advanced Institute of Science and Technology (KAIST)), Keunwoo Kim (Korea Advanced Institute of Science and Technology (KAIST)), Jiwon Yoon (Korea Advanced Institute of Science and Technology (KAIST)), Byeongmok Kim (Korea Advanced Institute of Science and Technology (KAIST)), Youngsu Yoon (Korea Advanced Institute of Science and Technology (KAIST)), Jaegeun Bae (Korea Advanced Institute of Science and Technology (KAIST)), and Joungho Kim (Korea Advanced Institute of Science and Technology (KAIST))

RF Si interposer platform for chiplets based heterogenous systems 189
Xiao Sun (imec, Belgium), Siddhartha Sinha (imec, Belgium), Martijn Huynen (UGent-imec, Belgium), Reinier Broucke (UGent-imec, Belgium), Melina Lofrano (imec, Belgium), Vladimir Cherman (imec, Belgium), Hamideh Jafarpoorchekab (imec, Belgium), Damien Leech (imec, Belgium), Angel Uruena (imec, Belgium), Ehsan Shafahian (imec, Belgium), Nelson Pinho (imec, Belgium), Francois Chancerel (imec, Belgium), Koen Kennes (imec, Belgium), Sam Lemey (UGent-imec, Belgium), Andy Miller (imec, Belgium), Eric Beyne (imec, Belgium), and Nadine Collaert (imec, Belgium)

A Heterogeneous Integrated Low Noise Amplifier with High-Q Si-Interposer Inductor for Dual (Ka/V)-Band Millimeter Wave Applications 197
*Mei Sun (Agency for Science, Technology and Research (A*STAR), Singapore), Dan Lei Yan (Agency for Science, Technology and Research (A*STAR), Singapore), Jun Wei Ong (Agency for Science, Technology and Research (A*STAR), Singapore), Pei Siang Lim (Agency for Science, Technology and Research (A*STAR), Singapore), Aisyah Binte Kuyob (Agency for Science, Technology and Research (A*STAR), Singapore), Jia Qi Wu (Agency for Science, Technology and Research (A*STAR), Singapore), Yong Liang Ye (Agency for Science, Technology and Research (A*STAR), Singapore), Teck Guan Lim (Agency for Science, Technology and Research (A*STAR), Singapore), and Tshun Chuan Chai (Agency for Science, Technology and Research (A*STAR), Singapore)*

Session 6: AI - ML and Emerging Modeling Methods

NAND Package Warpage Prediction and Design with Tolerance Through Machine Learning 202
Min Lin (Western Digital, USA), Chaolun Zheng (Western Digital, USA), Yuhang Yang (Western Digital, USA), Ning Ye (Western Digital, USA), and Bo Yang (Western Digital, USA)

Compact Models for Nonlinear Thermo-Mechanical Simulations of Chiplets in Automotive 208
Mike Feuchter (CADFEM Germany GmbH, Germany), Hanna Baumgartl (CADFEM Germany GmbH, Germany), Martin Hanke (CADFEM Germany GmbH, Germany), Bragadesh Srivatsan (Robert Bosch GmbH, Germany), Ghanshyam Gadhiya (Fraunhofer ENAS, Germany), Przemyslaw Gromala (Robert Bosch GmbH, Germany), and Sven Rzepka (Fraunhofer ENAS, Germany)

Peridynamics Enabled Digital Image Correlation for Small Scale Defect Detection .... N/A
Amin Yaghoobi (Global Engineering Research and Technologies, USA), Erdogan Madenci (University of Arizona, USA), Qi Tang (Cornell University, USA), and Mostafa Hassani (Cornell University, USA)

DiffChip: Thermally Aware Chip Placement with Automatic Differentiation 221
Giuseppe Romano (Massachusetts Institute of Technology, USA), Aakrati Jain (IBM T.J. Watson Research Center, USA), Nima Dehmamy (MIT-IBM Watson AI Lab, USA), Cheng Chi (IBM T.J. Watson Research Center, USA), and Xin Zhang (IBM T.J. Watson Research Center, USA)

Support Vector Algorithm-Driven Simulation for Predicting Mechanical Performance in High-Power Modules .... N/A
Chang-Chun Lee (National Tsing Hua University, R.O.C.), Jui-Chang Chuang (National Tsing Hua University, R.O.C.), Wei-Cheng Tsai (National Tsing Hua University, R.O.C.), and Yan-Yu Liou (National Tsing Hua University, R.O.C.)

Advanced Numerical Modeling of Microstructure Effect on Fine Cu Redistribution Lines Under Electric Current Stressing 234
Tai-Yu Pan (National Cheng Kung University, Taiwan), Min-Yan Tsai (ASE Group, Taiwan), Yung-Sheng Lin (ASE Group, Taiwan), Chen-Chao Wang (ASE Group, Taiwan), Chih-Pin Hung (ASE Group, Taiwan), and Wen-Dung Hsu (National Cheng Kung University, Taiwan)

Deep Clustering Based Boundary-Decoder Net for Inter and Intra Layer Stress Prediction of Heterogeneous Integrated IC Chip 239
*Kart Leong Lim (Agency for Science, Technology and Research (A*STAR), Republic of Singapore) and Ji Lin (Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Session 7: High Performance Computing and Design Challenges and Solutions

Fine Pitch High Density CoWoS-R Package with 1.4/1.4um RDL Lines and 3um via CD 246
Kathy Yan (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Yu-Hsiang Hu (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Chien-Hsun Lee (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Hsin-Yu Chen (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Mon-Sen Liu (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Eric Chen (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), M.C. Yew (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), C.K. Hsu (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), Shin-Puu Jeng (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C), and Jun He (Taiwan Semiconductor Manufacturing Company, LTd., R.O.C)

Development of Embedded Multi Si Bridge Package in Panel Level Process for HPC/AI Applications 251
Hyeji Han (Samsung Electronics Co, Ltd, Korea), Jieun Park (Samsung Electronics Co, Ltd, Korea), Mijin Park (Samsung Electronics Co, Ltd, Korea), Jeongho Lee (Samsung Electronics Co, Ltd, Korea), Wonkyoung Choi (Samsung Electronics Co, Ltd, Korea), and Dae-Woo Kim (Samsung Electronics Co, Ltd, Korea)

Self-Alignment of Active Si Bridge using Solder Joints Capillary Forces 256
Thomas Lesueur (Université de Sherbrooke, Canada), David Danovitch (Université de Sherbrooke, Canada), Dominique Drouin (Université de Sherbrooke, Canada), Isabel de Sousa (IBM Canada, Canada), Divya Taneja (IBM Canada, Canada), Akihiro Horibe (IBM Research- Tokyo, Japan), and Sayuri Kohara (IBM Research- Tokyo, Japan)

BBCube 3D: Fully Vertical Heterogeneous Integration of DRAMs and xPUs using a New Power Distribution Highway 264
Norio Chujo (Institute of Science Tokyo, Japan), Hiroyuki Ryoson (Institute of Science Tokyo, Japan), Koji Sakui (Institute of Science Tokyo, Japan), Shinji Sugatani (Institute of Science Tokyo, Japan), Masao Taguchi (Institute of Science Tokyo, Japan), and Takayuki Ohba (Institute of Science Tokyo, Japan)

EMIB-TSV Advanced Packaging Technology - EMIB™s Next Evolution 269
Gang Duan (Substrate Packaging Technology Development, Intel Foundry, USA), Yingying Zhang (Substrate Packaging Technology Development, Intel Foundry USA), Andrey Gunawan (Substrate Packaging Technology Development, Intel Foundry, USA), Yuxin Fang (Substrate Packaging Technology Development, Intel Foundry, USA), Johan Mousavi (Substrate Packaging Technology Development, Intel Foundry, USA), Amey Anant Apte (Chandler Assembly Technology Development, Intel Foundry, USA), Numair Ahmed (Substrate Packaging Technology Development, Intel Foundry, USA), Shruti Sharma (Substrate Packaging Technology Development, Intel Foundry, USA), Sid Alur (Substrate Packaging Technology Development, Intel Foundry, USA), Anil Chandolu (Wafer Assembly Technology Development, Intel Foundry Oregon, USA), Xinyu Li (Substrate Packaging Technology Development, Intel Foundry, USA), Manni Mo (Substrate Packaging Technology Development, Intel Foundry, USA), Jesse Jones (Substrate Packaging Technology Development, Intel Foundry, USA), Robin McRee (Substrate Packaging Technology Development, Intel Foundry, USA), Rungmai Limvorapitux (Substrate Packaging Technology Development, Intel Foundry, USA), Chandra Subramani (Substrate Packaging Technology Development, Intel Foundry, USA), Mohammad Rahman (Substrate Packaging Technology Development, Intel Foundry, USA), Tarek Ibrahim (Substrate Packaging Technology Development, Intel Foundry, USA), Ravi Eluri (Advanced Design Technology and Systems, Intel Foundry, USA), Sid Kumar (Advanced Design Technology and Systems, Intel Foundry, USA), Sai Agraharam (Advanced Design Technology and Systems, Intel Foundry, USA), and Rahul Manepalli (Substrate Packaging Technology Development, Intel Foundry, USA)

Co-Packaged Optics (CPO) Technology Full Module Test Vehicle Demonstrations 274
John U. Knickerbocker (IBM Research, USA), Jean Benoit Herou (IBM Infrastructure, Canada), Adrian Paz Ramos (IBM Infrastructure, Canada), Hsianghan Hsu (IBM Research, USA), Neng Liu (IBM Research, USA), Yoichi Taira (IBM Research, Japan), Chinami Marushima (IBM Research, Japan), Sayuri Kohara (IBM Research, Japan), Hiroki Mori (IBM Research, Japan), Mark Schultz (IBM Research, USA), Akihiro Horibe (IBM Research, Japan), and Hidetoshi Numata (IBM Research, Japan)

Signal, Power, and Thermal Integrity Co-Design for AI Accelerator ASIC and HBM3 on Silicon Interposer 2.5D-IC Chiplet Integration 282
Ming-Hung Wu (Global Unichip Corporation, Taiwan), Chun-Hong Chen (Global Unichip Corporation, Taiwan), Eric Lin (Global Unichip Corporation, Taiwan), Chi-Lou Yeh (Global Unichip Corporation, Taiwan), and Sheng-Fan Yang (Global Unichip Corporation, Taiwan)

Session 8: Novel Structures and Processes for Chip-to-Wafer Hybrid Bonding

2 μm Pitch Direct Die-to-Wafer Hybrid Bonding using Surface Protection During Wafer Thinning and Die Singluation 287
Ye Lin (IMEC, Belgium), Pieter Bex (IMEC, Belgium), Samuel Suhard (IMEC, Belgium), Boyao Zhang (IMEC, Belgium), Fulya Ulu Okudur (IMEC, Belgium), Amaia Diaz De Zerio (IMEC, Belgium), Naveen Reddy (IMEC, Belgium), Efrain Altamirano Sanchez (IMEC, Belgium), Yanan Li (IMEC, Belgium), Anne Jourdain (IMEC, Belgium), Gerald Beyer (IMEC, Belgium), and Eric Beyne (IMEC, Belgium)

Innovative SoIC® Cool-Stacking Technology to Overcome the Thermal Wall of Future High Performance Compute 292
Terry Ku (TSMC, R.O.C.), C.H. Tsai (TSMC, R.O.C.), R.F. Tsui (TSMC, R.O.C.), J.C. Twu (TSMC, R.O.C.), S.W. Lu (TSMC, R.O.C.), C.C. Hsieh (TSMC, R.O.C.), C.S. Liu (TSMC, R.O.C.), and Douglas C.H. Yu (TSMC, R.O.C.)

Influences of Chip Shape on Scaling in Chip-on-Wafer Hybrid Bonding 297
Koki Onishi (Sony Semiconductor Solutions Corporation, Japan), Sotetsu Saito (Sony Semiconductor Solutions Corporation, Japan), Toru Osako (Sony Semiconductor Solutions Corporation, Japan), Takaaki Hirano (Sony Semiconductor Solutions Corporation, Japan), Takahiro Kamei (Sony Semiconductor Solutions Corporation, Japan), Naoki Ogawa (Sony Semiconductor Solutions Corporation, Japan), Suguru Saito (Sony Semiconductor Solutions Corporation, Japan), Yoshiya Hagimoto (Sony Semiconductor Solutions Corporation, Japan), and Hayato Iwamoto (Sony Semiconductor Solutions Corporation, Japan)

Warpage Engineering in C2W Hybrid Bonding using Inter-Die Gap Fill Dielectrics for 2.5D/3D Integration 302

*Mishra Dileep (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Vasarla Nagendra Sekhar (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Xie Ling (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Cheemalamarri Hemanth Kumar (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Sasi Kumar Tippabhotla (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), B.S.S. Chandra Rao (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Hipona Randy Tupaen (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Ser Choong Chong (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Vempati Srinivasa Rao (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Direct Transfer Bonding Technology Enabling 50-nm Scale Accuracy for Die-to-Wafer 3D/Heterogeneous Integration 308

Ichiro Sano (TAZMO CO., LTD., Japan), Masanori Yamagishi (LINTEC Corporation, Japan), Shinya Takyu (LINTEC Corporation, Japan), Tomoka Kirihata (LINTEC Corporation, Japan), Ryoya Kitazawa (ULVAC CO., LTD., Japan), Takafumi Fukushima (Tohoku University, Japan), and Yoichiro Kurita (Institute of Science Tokyo, Japan)

Hierarchical Multi-Layer and Stacking Vias with Novel Structure by Transferrable Cu/Polymer Hybrid Bonding For High Speed Digital Applications 313

Ou-Hsiang Lee (Industrial Technology Research Institute (ITRI), Taiwan), Wei-Lan Chiu (Industrial Technology Research Institute (ITRI), Taiwan), Hsiang-Hung Chang (Industrial Technology Research Institute (ITRI), Taiwan), Chia-Wen Chiang (Industrial Technology Research Institute (ITRI), Taiwan), Shih-Cheng Yu (Industrial Technology Research Institute (ITRI), Taiwan), Meng-Hsuan Chen (Industrial Technology Research Institute (ITRI), Taiwan), Mu-Ping Hsu (Industrial Technology Research Institute (ITRI), Taiwan), Jia-Rui Lin (Industrial Technology Research Institute (ITRI), Taiwan), Liang-Cyuan Chang (Industrial Technology Research Institute (ITRI), Taiwan), Jia-Wen Fan (Industrial Technology Research Institute (ITRI), Taiwan), Chin-Hung Wang (Industrial Technology Research Institute (ITRI), Taiwan), Wei-Chung Lo (Industrial Technology Research Institute (ITRI), Taiwan), Chia-Hsin Lee (Brewer Science Taiwan/Brewer Science, Inc.), and Chung-An Tan (Brewer Science Taiwan/Brewer Science, Inc.)

Scalability and Process Optimization in Hybrid Bonding with Fine-Pitch Interconnections 318
B.S.S. Chandra Rao (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Patrick Lim Yin Wei (Applied Materials Singapore Technology Pte. Ltd, Republic of Singapore), Arvind Sundaram (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Santosh Kumar Rath (Applied Materials Singapore Technology Pte. Ltd, Republic of Singapore), Mishra Dileep Kumar (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Cheemalamarri Hemanth Kumar (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Ratan Bhimrao Umralkar (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Vasarla Nagendra Sekhar (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Ye Yong Liang (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Hipona Randy Tupaen (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore), Gilbert See (Applied Materials Singapore Technology Pte. Ltd, Republic of Singapore), and Vempati Srinivasa Rao (Institute of Microelectronics, Agency for Science, Technology and Research, Republic of Singapore)

Session 9: Co-Packaged Optics and Hybrid Bonding Innovations for HI

Demonstration of Co-Packaged Optics Assembly for Fiber-Based Optical Interconnect 324
Michael J. Baker (Intel Corporation, USA), Vidya Jayaram (Intel Corporation, USA), Jesus Nieto Pescador (Intel Corporation, USA), Edidiong Udofia (Intel Corporation, USA), Gustavo Beltran (Intel Corporation, USA), Albert Lopez (Intel Corporation, USA), Preston Myerson (Intel Corporation, USA), Wei Gong (Intel Corporation, USA), Abid Ameen (Intel Corporation, USA), Jason Yao (Intel Corporation, USA), Sunny Situ (Intel Corporation, USA), Han Wang (Intel Corporation, USA), and Feifei Cheng (Intel Corporation, USA)

Optical Multi-Chip Interconnect Bridge (OMIB™) Interposer Assembly Process to Enable High-Density Photonic Interconnects for High-Performance Computing Applications 331
Ankur Aggarwal (Celestial AI Inc., USA), Suresh Pothukuchi (Celestial AI Inc., USA), Anmol Rathi (Celestial AI Inc., USA), Subal Sahni (Celestial AI Inc., USA), Phil Winterbottom (Celestial AI Inc., USA), and David Lazovsky (Celestial AI Inc., USA)

Advanced Glass Substrate Fabrication and Metallization Process Technology for Co-Packaged Optics 337
Seong-Ho Seok (Corning Technology Center, Korea), Bo-Kyung Kong (Corning Technology Center, Korea), Lars Brusberg (Corning Research and Development Corporation, USA), Lucas W. Yeary (Corning Research and Development Corporation, USA), Jung-Hyun Noh (Corning Technology Center, Korea), Han-Kyom Lee (Corning Technology Center, Korea), Kyeong-Gon Choi (Corning Technology Center, Korea), and Daniel W Levesque (Corning Research and Development Corporation, USA)

Self-formed Barrier using Cu-Mn Alloy Seed applied to a 400nm Pitch Wafer-to-Wafer Hybrid Bonding Technology 341
Stefaan Van Huylenbroeck (imec, Belgium), Soon Aik Chew (imec, Belgium), Boyao Zhang (imec, Belgium), Emmanuel Chery (imec, Belgium), Joke De Messemaeker (imec, Belgium), Prafulla Gupta (imec, Belgium), Nicolas Jourdan (imec, Belgium), Sven Dewilde (imec, Belgium), Zaid El-Mekki (imec, Belgium), Joeri De Vos (imec, Belgium), Gerald Beyer (imec, Belgium), and Eric Beyne (imec, Belgium)

SiCN CMP Integration for Hybrid Bonding Application 347
Prayudi Lianto (Applied Materials, Singapore), Rachel Emmanuelle Raphael (Applied Materials, Singapore), Avery Tan (Applied Materials, Singapore), Ching Keat Chia (Applied Materials, Singapore), Xiaobo Li (Applied Materials, Singapore), Hui Min Lee (Applied Materials, Singapore), and Xiaodong Chen (Applied Materials, Singapore)

Inter-Die Hybrid Cu/Diamond Microbump Bonding for 3D Heterogenous Integration 351
Zhengwei Chen (Purdue University, USA), Shusmitha Kyatam (University of Aveiro, Portugal), Keyu Wang (Purdue University, USA), Noah Opendo (Purdue University, USA), Miguel A. Neto (University of Aveiro, Portugal), Ricardo Oliveira (University of Aveiro, Portugal), Jie Li (Purdue University, USA), Joana-Catarina Mendes (University of Aveiro, Portugal), and Tiwei Wei (Purdue University, USA)

First Demonstration of Superior Characteristics of Co-Co Bonding with Passivation Structure at Low Thermal Budget for Advanced Packaging and Ultra-Fine Pitch Applications 357
Li Hsin Cheng (National Yang Ming Chiao Tung University, Taiwan), Chiao-Yen Wang (National Yang Ming Chiao Tung University, Taiwan), Kai-Fang Lai (National Yang Ming Chiao Tung University, Taiwan), Mu-Ping Hsu (National Yang Ming Chiao Tung University, Taiwan), and Kuan-Neng Chen (National Yang Ming Chiao Tung University, Taiwan)

Session 10: High Reliability Applications

Automotive Application-driven Vibration Test Approach: Bridging the Gap Between Module and Board Level Reliability Test Methods 362
V. Thukral (NXP Semiconductors & TU Delft, Netherlands), C. Chou (NXP Semiconductors, Netherlands), R. Roucou (NXP Semiconductos, Netherlands), M. van Soestbergen (NXP Semiconductors, Netherlands), R.T.H. Rongen (NXP Semiconductors, Netherlands), O. Vermesan (SINTEF Digital, Norway), W.D. van Driel (TU Delft, Netherlands), and G.Q. Zhang (TU Delft, Netherlands)

Chip Package Interaction Challenges and Solutions for FOWLP Product Reliability for Automotive Applications 370
Gaurav Sharma (NXP Semiconductor, USA), Amar Mavinkurve (NXP Semiconductor, The Netherlands), Michiel van Soestbergen (NXP Semiconductor, The Netherlands), Greta Terzariol (NXP Semiconductor, The Netherlands), Taki Fang (NXP Semiconductor, Taiwan), and Nishant Lakhera (NXP Semiconductor, USA)

Higher Reliability Cu Pillar Bump on ENEPIG Substrate with Suppressed Ni3P for Automotive Applications 375
Hideaki Tsuchiya (Renesas Electronics Corporation, Japan), Teruhiro Kuwajima (Renesas Electronics Corporation, Japan), Yoshiaki Yamada (Renesas Electronics Corporation, Japan), Nobuhiro Kinoshita (Renesas Electronics Corporation, Japan), and Koichi Ando (Renesas Electronics Corporation, Japan)

Reliability and Microstructure Characterization of Through-Silicon Vias (TSV) at Different Aspect Ratios using EBSD-Raman Spectroscopy 380
Shuhang Lyu (Purdue University, USA), Thomas Beechem (Purdue University, USA), and Tiwei Wei (Purdue University, USA)

Cryogenic and Wide Temperature Thermal Cycling Reliability Study of QFN and CQFJ Packages for Lunar Missions 386
Harshil Goyal (Auburn University, USA), Bhargav Yelamanchili (Auburn University, USA), R. Wayne Johnson (Auburn University, USA), and Michael C. Hamilton (Auburn University, USA)

The Role of Polymer Shrinkage and Oxidation in Thermal Aging Induced Crack Formation in Glass Fiber Reinforced Printed Circuit Boards 394
Mandy Krott (Robert Bosch GmbH, Germany), Thomas Ewald (Robert Bosch GmbH, Germany), and Holger Ruckdäschel (University of Bayreuth, Germany)

Enhanced AEC Qualification of 5nm AI Processor with Liquid Cooling for Level 4 Autonomous Driving 401
Fen Chen (Cruise LLC, USA), Qing Yang (Cruise LLC, USA), Jie Liu (Cruise LLC, USA), Daniel Dsouza (Cruise LLC, USA), Howard Davidson (Cruise LLC, USA), Daniel Beckmeier (Cruise LLC, USA), Elliott Wu (Cruise LLC, USA), Phong Tran (Cruise LLC, USA), Anthony Hong (Cruise LLC, USA), and Luqman Mohammed (Cruise LLC, USA)

Session 11: Emerging Trends: Towards High Speed, Secure, Reliable, and Sustainable Packaging

Lumped Element Multiplexer Design and Calibration in Cryogenic Environment for Quantum Reflectometry Applications 409
*Vignesh Shanmugam Bhaskar (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore) and Mihai Dragos Rotaru (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Republic of Singapore)*

Embedded Silicon Chip Capacitors in Glass Package for Vertical Power Delivery 416
Ramin Rahimzadeh Khorasani (Pennsylvania State University, USA), Xingchen Li (Georgia Institute of Technology, USA), Mohammad Al-Juwhari (Pennsylvania State University, USA), Wisnu Murti (ELSPES Inc., Republic of Korea), Jihoon Cha (ELSPES Inc., Republic of Korea), and Madhavan Swaminathan (Pennsylvania State University, USA)

SiPMeter: Active Hardware Metering for System-in-Package in Heterogeneous Integration 424
Md Latifur Rahman (University of Florida), Amit Mazumder Shuvo (University of Florida), Jingbo Zhou (University of Florida), Mark Tehranipoor (University of Florida), and Farimah Farahmandi (University of Florida)

Advanced Metrology Suite for Linking Residual Stress to Fundamental Properties of Thermoset Packaging Materials 432
Polette Centellas (National Intitute of Standards and Technology, USA), Stian Romberg (National Intitute of Standards and Technology, USA), Ran Tao (National Intitute of Standards and Technology, USA), Alexander K. Landauer (National Intitute of Standards and Technology, USA), Karl F. Schoch (Northrop Grumman, USA), Huong Giang Nguyen (National Intitute of Standards and Technology, USA), Gale Holmes (National Intitute of Standards and Technology, USA), Gery Stafford (National Intitute of Standards and Technology, USA), and Christopher Soles (National Intitute of Standards and Technology, USA)

Predictive Modeling of IMC Growth in BGA Component Solder Joints using Artificial Neural Networks Under Rework and Temperature Cycling Conditions 440
Adlil Aizat Ismail (SanDisk Corporation, Malaysia), Maria Abu Bakar (Universiti Kebangsaan Malaysia, Malaysia), Azman Jalar (Universiti Kebangsaan Malaysia, Malaysia), Mohd Ridzwan Yaakub (Universiti Kebangsaan Malaysia, Malaysia), Muhammad Iqbal Abu Latiffi (Universiti Kebangsaan Malaysia, Malaysia), Erwan Basiron (SanDisk Corporation, Malaysia), and Muhammad Nizam Ilias (SanDisk Corporation, Malaysia)

Parameter Degradation Monitoring and Controller Adaptation using Digital Twin 448
Lidya Mussie Weldehawaryat (National Renewable Energy Laboratory, USA), Shuofeng Zhao (National Renewable Energy Laboratory, USA), and Wajiha Shireen (University of Houston, USA)

Bio-Sourced Unfilled Epoxy for Die-Attach Applications 453
Saria Berger (Université de Sherbrooke, Canada), Frederic A. Banville (Université de Sherbrooke, Canada), Catherine Marsan-Loyer (Centre de Collaboration MiQro Innovation (C2MI), Canada), David Danovitch (Université de Sherbrooke, Canada), David Gendron (Cégep de Thetford, Canada), and Serge Ecoffey (Université de Sherbrooke, Canada)

Session 12: Advanced Thermal Management Modeling

Development of an Embedded 2-Phase Cooling Solution for Two Stacked High-Power Chips in Future HPC & AI Applications 460
*Xiaowu Zhang (Agency for Science, Technology and Research (A*STAR), Singapore), Huicheng Feng (Agency for Science, Technology and Research (A*STAR), Singapore), Gongyue Tang (Agency for Science, Technology and Research (A*STAR), Singapore), Boon Long Lau (Agency for Science, Technology and Research (A*STAR), Singapore), Ming Chinq Jong (Agency for Science, Technology and Research (A*STAR), Singapore), Surya Bhattacharya (Agency for Science, Technology and Research (A*STAR), Singapore), and Vempati Srinivasa Rao (Agency for Science, Technology and Research (A*STAR), Singapore)*

Graphite Sheet Embedded in an Organic Flip-Chip Package for Heat Spreading 467
Keiji Matsumoto (IBM Research-Tokyo, Japan), Daisuke Oshima (IBM Research-Tokyo, Japan), Hiroyuki Mori (IBM Research-Tokyo, Japan), Atom Watanabe (IBM T. J. Watson Research Center, USA), Russell Budd (IBM T. J. Watson Research Center, USA), Toyohiro Aoki (IBM Research-Tokyo, Japan), Akihiro Horibe (IBM Research-Tokyo, Japan), and Daniel Edelstein (IBM T. J. Watson Research Center, USa)

Enhanced Thermal Management of a 1.2 kV SiC MOSFET Half-Bridge Fan-Out Panel-Level Packaging with Nanocopper Sintering Die-Attachment 473
Wei Chen (Fudan University, China), Junwei Chen (Fudan University, China), Chao Gu (Fudan University, China), Tiancheng Tian (Fudan University, China), Xuejun Fan (Lamar University, USA), Guoqi Zhang (Delft University of Technology, the Netherlands), and Jiajie Fan (Fudan University, China; Research Institute of Fudan University in Ningbo, China)

Integrated Package-to-System Thermal Solution Evolution for High-Performance 2.5D CoWoS-R Advanced Packaging Technology Development 481
Tsun-Yen Wu (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Kuo-Chin Chang (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Chien-Chang Wang (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Bang-Li Wu (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Ching Wang (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Kathy Yan (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Chien-Hsun Lee (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Cheng-Chi Hsieh (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Jing-Ruei Lu (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Ruei-Wun Song (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), Sing-Da Jiang (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.)), and Jun He (Taiwan Semiconductor Manufacturing Company, Taiwan (R.O.C.))

Thermal Management of Heterogeneously Integrated HBM-GPU Module with Step Height Difference 487
Euichul Chung (Georgia Institute of Technology, USA), Madison Manley (Georgia Institute of Technology, USA), Wanshu Zeng (Georgia Institute of Technology, USA), and Muhannad S. Bakir (Georgia Institute of Technology, USA)

Rapid AI-driven Power-Thermal Intelligent DVFS for HPC Applications 493
Zhi Yang (Groq Inc, USA), Yong Pei (Groq Inc, USA), Mohamed Eldafrawy (Groq Inc, USA), Santosh Raghavan (Groq Inc, USA), Liming Gong (Groq Inc, USA), Igor Arsovski (Groq Inc, USA), Richard Ozaki (Siemens Digital Industry Software, USA), Jimmy He (Siemens Digital Industry Software, USA), and Vivian Zheng (VisualizationSolution, USA)

First Demonstration of Metal-Lidded Integral Microjet Impingement On-Chip Cooling Structures with Alternating Feeding and Draining Nozzles for High-Performance Interposer Packages 499
Gopinath Sahu (Purdue University, USA), Duc Hoang (Purdue University, USA), Ruoyi Li (Purdue University, USA), Akshat Hetal Patel (Purdue University, USA), Ketan Yogi (Purdue University, USA), and Tiwei Wei (Purdue University, USA)

Session 13: Large Panel FO for High Density Integration

Carrier Warpage Improvement using Non-Photosensitive Dielectric Material for High I/O Density Organic RDL Application in Future Advanced Packaging 505

Guillermo Fernandez Zapico (TSMC, Japan), Pondchanok Chinapang (TSMC, Japan), Chih-Kai Cheng (TSMC, Taiwan), Tsung-Yu Chen (TSMC, Taiwan), Tsung-Shu Lin (TSMC, Taiwan), Junya Miyake (TSMC, Japan), Susumu Baba (TSMC, Japan), and Shimpei Yamaguchi (TSMC, Taiwan)

Next Generation Panel Level RDL Interposer Package for High Density Interconnection 510

Da-Hee Kim (Samsung Electronics Co., Ltd., South Korea), Myung-Do Cho (Samsung Electronics Co., Ltd., Korea), Young-Chan Ko (Samsung Electronics Co., Ltd., Korea), Jae-Young Choi (Samsung Electronics Co., Ltd., Korea), Younchan Choi (Samsung Electronics Co., Ltd., Korea), Seok Won Lee (Samsung Electronics Co, Ltd, Korea), Wonkyoung Choi (Samsung Electronics Co, Ltd, Korea), and Dae-Woo Kim (Samsung Electronics Co, Ltd, Korea)

M-Series Fan-Out Interposer Technology (MFIT) – Scaling up for HPC & AI 515

Craig Bishop (Deca Technologies, USA), Jan Kellar (Deca Technologies, USA), Andrew Hoetker (Deca Technologies, USA), Ryan Sanden (Deca Technologies, USA), Martin Laliberte (IBM Canada, Canada), Diego Anzola (IBM Research, USA), and Arvind Kumar (IBM Research, USA)

Enhancement of the Adhesion in Multilayered Redistribution Layers of Fan-Out Wafer Level Packages for Memory Application 522

Kyoungtae Eun (SK hynix Inc., Republic of Korea), Ki-Jun Sung (SK hynix Inc., Republic of Korea), Jae-Min Kim (SK hynix Inc, Republic of Korea), Se-Hyun Jang (SK hynix Inc, Republic of Korea), Sungwon Yoon (SK hynix Inc., Republic of Korea), Seowon Lee (SK hynix Inc., Republic of Korea), Wonhae Kim (SK hynix Inc., Republic of Korea), Seungchul Han (SK hynix Inc., Republic of Korea), Ho-Young Son (SK hynix Inc., Republic of Korea), and Kangwook Lee (SK hynix Inc., Republic of Korea)

Die-to-Die Parallel Interface Optimization Utilizing Deca's Novel M-Series Gen-2 Fan-Out Technology 526

Ting Zheng (Marvell Technology, Inc., USA), Joshua Dillon (Marvell Technology, Inc, USA), Eric Tremble (Marvell Technology, Inc, USA), Craig Bishop (Deca Technologies, Inc., USA), and Wolfgang Sauter (Marvell Technology, Inc, USA)

SiO_2-Based Chiplet Reconstitution Technology for Multi-Height Chiplet Integration 531

Ashita Victor (Georgia Institute of Technology, USA), Madison Manley (Georgia Institute of Technology, USA), and Muhannad S. Bakir (Georgia Institute of Technology, USA)

Advanced Packaging from FOWLP to FOPLP Development of Fanout Chip Last in 300mm Panel . 537

Teck Chong Lee (Advanced Semiconductor Engineering, Inc., Taiwan), Yungshun Chang (Advanced Semiconductor Engineering, Inc., Taiwan), Chih-Pin Hung (Advanced Semiconductor Engineering, Inc., Taiwan), Lihong Cao (Advanced Semiconductor Engineering, Inc., USA), Owen Yang (Advanced Semiconductor Engineering, Inc., Taiwan), Simon YL Huang (Advanced Semiconductor Engineering, Inc., Taiwan), and Yihsien Wu (Advanced Semiconductor Engineering, Inc., Taiwan)

Session 14: New Materials and Processes in Wafer-to-Wafer Hybrid Bonding

Integration, Materials and Equipment Innovations to Enable 100 nm Pitch W2W Bonding for Memory-to-Logic and Logic-to-Logic 3D Stacking 542
Kevin Ryan (Applied Materials, USA), Raghav Sreenivasan (Applied Materials, USA), Srinidhi Ramamoorthy (Applied Materials, USA), Raghuveer Patlolla (Applied Materials, USA), Jason Appell (Applied Materials, USA), Jeremiah Hebding (Applied Materials, USA), Siddarth Krishnan (Applied Materials, USA), Michael Chudzik (Applied Materials, USA), Barabara Weis (EV Group, Austria), Gernot Probst (EV Group, Austria), and Benjamin Theile (EV Group, Austria)

Advanced Memory Wafer-to-Wafer Bonding with Support of Recyclable Carrier Systems 547
Wei Zhou (Micron Technology, Inc., USA), Kyle Kirby (Micron Technology, Inc., USA), Mota Liou (Micron Technology, Inc., USA), Kunal Parekh (Micron Technology, Inc., USA), Andrew Bayless (Micron Technology, Inc., USA), Vladimir Noveski (Micron Technology, Inc., USA), and Akshay Singh (Micron Technology, Inc., USA)

Development of Wafer-Level Wet Atomic Layer Etching Process Platform for Cu Surface Topography Control in Hybrid Bonding Applications 554
Seung Ho Hahn (Samsung Electronics, South Korea), Wooyoung Kim (Samsung Electronics, South Korea), Seongmin Son (Samsung Electronics, South Korea), Kyuha Lee (Samsung Electronics, South Korea), Jungshin Lee (Samsung Electronics, South Korea), Joohee Jang (Samsung Electronics, South Korea), Kyeongbin Lim (Samsung Electronics, South Korea), Bumki Moon (Samsung Electronics, South Korea), Minwoo Rhee (Samsung Electronics, South Korea), and Kwangjin Moon (Samsung Electronics, South Korea)

Development of a Novel WoWoW Process for 1/1.3-Inch 50 Megapixel Three-Wafer-Stacked CMOS Image Sensor with DNN Circuits 559
Kan Shimizu (Sony Semiconductor Solutions Corporation, Japan), Takumi Kamibayashi (Sony Semiconductor Solutions Corporation, Japan), Kenichi Saito (Sony Semiconductor Manufacturing Corporation, Japan), Nobutatsu Araki (Sony Semiconductor Manufacturing Corporation, Japan), Ryoichi Nakamura (Sony Semiconductor Solutions Corporation, Japan), Wataru Otsuka (Sony Semiconductor Solutions Corporation, Japan), Yoshihisa Kagawa (Sony Semiconductor Solutions Corporation, Japan), and Hayato Iwamoto (Sony Semiconductor Solutions Corporation, Japan)

Wafer-to-Wafer Hybrid Bonding Technology with 300nm Interconnect Pitch 565
Stefaan Van Huylenbroeck (imec, Belgium), Soon Aik Chew (imec, Belgium), Boyao Zhang (imec, Belgium), Lieve Bogaerts (imec, Belgium), Cindy Heyvaert (imec, Belgium), Sven Dewilde (imec, Belgium), Serena Iacovo (imec, Belgium), Michele Stucchi (imec, Belgium), Joeri De Vos (imec, Belgium), Gerald Beyer (imec, Belgium), and Eric Beyne (imec, Belgium)

Electrical Performance of Hybrid Bonding with Sub-Micron Cu-Cu Bonding Contacts: Effects of Scaling, Microstructure, and Surface Morphology 570
Sari Al Zerey (Binghamton University (State University of New York), USA), Alina Bennett (Binghamton University (State University of New York), USA), Morlidhar Patel (Binghamton University (State University of New York), USA), Junghyun Cho (Binghamton University (State University of New York), USA), Roy Yu (IBM Research, USA), Nicholas Polomoff (IBM Research, USA), Luke Darling (IBM Research, USA), and Katsuyuki Sakuma (IBM Research, USA)

Novel Selective Metal Capping on Cu pad Enabling Void-Free Hybrid Bonding at Low Thermal Budgets, Irrespective of Cu Topography and Microstructure 576
*Hemanth Kumar Cheemalamarri (Technology and Research (A*STAR), Republic of Singapore), Masahisa Fujino (Technology and Research (A*STAR), Republic of Singapore), Chandra Rao Bhesetti (Technology and Research (A*STAR), Republic of Singapore), Lau Boon Long (Technology and Research (A*STAR), Republic of Singapore), Mishra Dileep (Technology and Research (A*STAR), Republic of Singapore), Srinivasa Rao Vempati (Technology and Research (A*STAR), Republic of Singapore), and Navab Singh (Technology and Research (A*STAR), Republic of Singapore)*

Session 15: Photonics Integration and Subsystems

Functional Demonstrator of a 256 Channels Beam Steering Device of a LIDAR for Autonomous Driving Including Silicon Photonics, 3D and Advanced Packaging Features : TSV and Fine Pitch Flip Chip 582
Thierry Mourier (CEA-Leti, Univ. Grenoble Alpes, France), Nadia Miloud-Ali Berchet (CEA-Leti, Univ. Grenoble Alpes, France), Laura Boutafa (CEA-Leti, Univ. Grenoble Alpes, France), Selimen Benahmed (CEA-Leti, Univ. Grenoble Alpes, France), Yacoub Sahouane (CEA-Leti, Univ. Grenoble Alpes, France), Vincent Moulin (CEA-Leti, Univ. Grenoble Alpes, France), Damien Saint Patrice (CEA-Leti, Univ. Grenoble Alpes, France), Edouard Deschaseaux (CEA-Leti, Univ. Grenoble Alpes, France), Daivid Fowler (CEA-Leti, Univ. Grenoble Alpes, France), Sylvain Guerber (CEA-Leti, Univ. Grenoble Alpes, France), Alain Gueugnot (CEA-Leti, Univ. Grenoble Alpes, France), and Jonathan Faugier-Tovar (CEA-Leti, Univ. Grenoble Alpes, France)

An Ultra-Compact 8-Channel Linear-Drive VCSEL-Based CPO Transceiver for Networks and AI/ML Applications in a Data Center 590
Wataru Yoshida (Furukawa Electric Co., Ltd., Japan), Kazuya Nagashima (Furukawa Electric Co., Ltd., Japan), Kensho Nishizaki (Furukawa Electric Co., Ltd., Japan), Sho Yoneyama (Furukawa Electric Co., Ltd., Japan), and Hideyuki Nasu (Furukawa Electric Co., Ltd., Japan)

InP/Si Integrated Laser with High-Tolerance-Multi-Step-Long-Period Diffraction Grating 596
Junichi Suzuki (Mitsubishi Electric Corporation, Japan), Masahiro Matsuura (Mitsubishi Electric Corporation, Japan), Masakazu Takabahashi (Mitsubishi Electric Corporation, Japan), Yosuke Suzuki (Mitsubishi Electric Corporation, Japan), and Nobuo Ohata (Mitsubishi Electric Corporation, Japan)

Development of Transfer-Printed III-V C-Band Lasers on Silicon Photonic Integrated Circuits for Multi-Project Wafer Offering 600
George T. Nelson (The Research Foundation for State University of New York, USA), James O'Callaghan (Tyndall National Institute, Ireland), Colin McDonough (The Research Foundation for State University of New York, USA), Stefan F. Preble (Rochester Institute of Technology, USA), Padraic Morrissey (Tyndall National Institute, Ireland), Christopher Striemer (The Research Foundation for State University of New York, USA), Peter O'Brien (Tyndall National Institute, Ireland), and David Harame (The Research Foundation for State University of New York, USA)

Low-Cost Transceiver Integration for Next Generation Passive Optical Network 605
Tam Huynh (Nokia Bell Labs, USA), Cuong Tran (Nokia Bell Labs, USA), Tzu-Yung Huang (Nokia Bell Labs, USA), Sarwesh Parbat (Nokia Bell Labs, USA), Rishav Roy (Nokia Bell Labs, USA), Yang Liu (Nokia Bell Labs, USA), K.W. Kim (Nokia Bell Labs, USA), Ting-Chen Hu (Nokia Bell Labs, USA), Rose Kopf (Nokia Bell Labs, USA), Mark Cappuzzo (Nokia Bell Labs, USA), Cristian Bolle (Nokia Bell Labs, USA), and Mark Earnshaw (Nokia Bell Labs, USA)

Stress, Thermal and Optical Performance (STOP) Analysis of Co-Packaged Optical Processor with FPGA-Memory-Optics-Power Integration 610
*Pamidighantam V Ramana (LightSpeed Photonics Pte. Ltd., Singapore), Mihai D Rotaru (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Jugal Kishore Bhandari (LightSpeed Photonics Pte. Ltd., India), Mohammed Ubed (LightSpeed Photonics Pte. Ltd., India), Mayuri Adepu (LightSpeed Photonics Pte Ltd, India), Vamsi Rekapally (LightSpeed Photonics Pte. Ltd. Hyd, India), Tanisha Jain (LightSpeed Photonics Pte Ltd, India), Raghuveer C Mattur (LightSpeed Photonics Pte Ltd, Singapore), SG Kiran (LightSpeed Photonics Pte Ltd, India.), Peng Siong Lim Sharon (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Ming Ching Jong (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and M Rohin Kumar Yeluripati (LightSpeed Photonics Pte. Ltd., Singapore)*

Direct Flip-Chip on Board (FCOB) Assembly for Optical Transceivers 615
Hiren D. Thacker (Cisco Systems, USA), Tong Wang (Cisco Systems, USA), Michael Koppe (Cisco Systems, Canada), and Sami Abdelmalek (Cisco Systems, USA)

Session 16: Manufacturing and Thermal Management Reliability

Influence of Sn-Bi Solder Joint Microstructure on the Electrical and Joule Heat Properties of the Joint 620
Choong-Un Kim (University of Texas at Arlington, USA), Nathaniel Power (University of Texas at Arlington, USA), Pushkar Gothe (University of Texas at Arlington, USA), Tae-Kyu Lee (Cisco Systems, USA), and Gnyaneshwar Ramakrishna (Cisco Systems, USA)

A Study on the Improvement of Solder Joint Reliability of Module Products by IPL Soldering Method 625
Myeong-Hyeon Yu (Samsung electronics, Korea), Jaeseon Hwang (Samsung electronics, Korea), Taegyu Kang (Samsung electronics, Korea), and Jongho Lee (Samsung electronics, Korea)

Improving the Quality and Yield Performance of Vacuum Fluxless Reflow Soldering for High-Density AI Chips 629
Xinxuan Tan (YES (Yield Engineering Systems), USA), Lei Jing (YES (Yield Engineering Systems), USA), Vladimir Kudriavtsev (YES (Yield Engineering Systems), USA), Tapani Laaksonen (YES (Yield Engineering Systems), USA), Anderson Chen (YES (Yield Engineering Systems), USA), Hans Lin (YES (Yield Engineering Systems), USA), Zia Karim (YES (Yield Engineering Systems), USA), and Saket Chadda (YES (Yield Engineering Systems), USA)

Additive Low-Temperature Assembly on Sustainable Substrates Circuit Reliability Performance and Stability Interactions 634
Md Golam Sarwar (Auburn University, USA), Shriram Kulkarni (Auburn University, USA), Aditya Harsha (Auburn University, USA), Pradeep Lall (Auburn University, USA), and Scott Miller (NextFlex National Manufacturing Institute, USA)

Investigation on Joule Heating of Plated Through Hole (PTH) Via 642
Howard Gan (AMD, USA), Antai Xu (AMD, USA), and Jeffrey Zhang (AMD, USA)

Thermo-Mechanical Stability of High-Performance Chip Integration: Structure-Induced Stress in Complex System Structures 648
Yujin Park (Cisco Systems, USA), Tae-kyu Lee (Cisco Systems, USA), Yawei Li (Cisco Systems, USA), and Gnyaneshwar Ramakrishna (Cisco Systems, USA)

Enhanced Electromigration Reliability of Cu/SiO2 Hybrid Joints Fabricated by (111)-Oriented Nanotwinned Cu 653
Shih-Chi Yang (National Yang Ming Chiao Tung University (NYCU), Taiwan), You-Yi Lin (National Yang Ming Chiao Tung University (NYCU), Taiwan), Wei-Lan Chiu (Industrial Technology Research Institute (ITRI), Taiwan), Hsiang-Hung Chang (Industrial Technology Research Institute (ITRI), Taiwan), and Chih Chen (National Yang Ming Chiao Tung University (NYCU), Taiwan)

Session 17: Signal Integrity / Power Integrity for Advanced Packaging Technologies

Simulation and Optimization of 32 Gbps On-Interposer Interconnects with Novel Deep Trench Passive Equalizer .... N/A
Changming Song (Tsinghua University, China), Xiuyu Shi (Tsinghua University, China), Shengjuan Zhou (International Innovation Center of Tsinghua University, China), Qian Wang (Tsinghua University, China), and Jian Cai (Tsinghua University, China)

Mixed-Mode Distributed Physical Based Transmission Line Model of 5G Connectors for Fast Signal Integrity Analysis on Ground Resonances and 112 Gbps PAM4 664
Yulin He (University of Illinois Urbana-Champaign, USA), Kewei Song (University of Illinois Urbana-Champaign, USA), Haonan Wu (University of Illinois Urbana-Champaign, USA), Zetai Liu (University of Illinois Urbana-Champaign, USA), Milton Feng (University of Illinois Urbana-Champaign, USA), Jianming Jin (University of Illinois Urbana-Champaign, USA), Jesse Li (Foxconn Interconnect Technology Inc, USA), and Joseph Wang (Foxconn Interconnect Technology Inc, USA)

Signal Integrity Analysis of Differential Through-Silicon Via (TSV) with Silicon Dioxide Well (SDW) for Impedance Compensation in the Serdes Interface 672
Hyunwoong Kim (SAMSUNG Foundry, Republic of Korea (South)), Sungwook Moon (SAMSUNG Foundry, Republic of Korea (South)), Jiyoung Park (SAMSUNG Foundry, Republic of Korea (South)), and Seungki Nam (SAMSUNG Foundry, Republic of Korea (South))

Software-defined Power Integrity (PI) Analysis for 2.5D/3D Packages 676
Wei Zhang (Marvell Technology, USA), Chander Ravva (Marvell Technology, USA), Moutasem Eltawil (Marvell Technology, USA), Meenakshi Upadhyaya (Marvell Technology, USA), Srikrishna Sitaraman (Marvell Technology, USA), Arshiya Vohra (Marvell Technology, USA), Ellie Baghernia (Marvell Technology, USA), and Narayan Agnihotri (Marvell Technology, USA)

Power Integrity Design of a 56Gb/s Si-Photonic Optical Link for Memory Applications 681
Sagar Dubey (Celestial AI™, USA), Dan Oh (Celestial AI™, USA), Sam Khalili (Celestial AI™, USA), Suresh Pothukuchi (Celestial AI™, USA), Ankur Aggarwal (Celestial AI™, USA), Saurabh Vats (Celestial AI™, USA), Parmanand Mishra (Celestial AI™, USA), Matteo Staffaroni (Celestial AI™, USA), Romanas Narevich (Celestial AI™, USA), Subal Sahni (Celestial AI™, USA), and Phil Winterbottom (Celestial AI™, USA)

Signal Integrity Design of a High-Performance, High-Frequency (10MHz to 11GHz), 3dB Bandwidth High-Speed ADC Driver Amplifier 687
Tony Tang (IEEE, USA), Li Jiang (Texas Instruments Inc., USA), Rajen Murugan (Texas Instruments Inc., USA), and Muhammad Khan (Texas Instruments Inc., USA)

Compact Tri-Band Stub Filter using Advanced Bridged-CRLH Transmission Line for 5G Applications 695
Junhyuk Yang (University of Florida, USA), Hanna Jang (University of Florida, USA), Alexander Wilcher (University of Florida, USA), and Yong-Kyu Yoon (University of Florida, USA)

Session 18: Simulations and Validation on Reliability Challenges of High Performance Packages

Simulation and Experimental Validation of Microstructure Evolution of Sintered Ag Layer During Thermal Aging using a Hybrid Potts-Phase Field Model 699

Xiao Hu (Delft University of Technology, The Netherlands), Chao Gu (Fudan University, China), Qilin Xing (Delft University of Technology, The Netherlands), René Poelma (Nexperia, The Netherlands), Jianlin Huang (Ampleon, The Netherlands), Hans van Rijckevorsel (Ampleon, The Netherlands), Huib Scholten (Ampleon, The Netherlands), Jiajie Fan (Fudan University, China), Marcel H. Hermans (Delft University of Technology, The Netherlands), Willem D. Van Driel (Delft University of Technology, The Netherlands), and Guoqi Zhang (Delft University of Technology, The Netherlands)

Enabling Comprehensive Study of Electromigration and Diffusion Induced Failure Mechanisms in Lead-Free Solder Joint by Frame of Phase Field Modeling 705

Harikrishnan Kumarasamy (University of Texas at Arlington, USA), Hariram Mohanram (University of Texas at Arlington, USA), Choong-Un Kim (University of Texas at Arlington, USA), Sylvester Ankamah-Kusi (Texas Instruments Inc., USA), Qiao Chen (Texas Instruments Inc., USA), and Patrick Thompson (Texas Instruments Inc., USA)

In-Situ Confocal Raman Spectroscopy Assisted Interfacial Residual Stress Characterization in SiC Chip Sintered on AMB Substrate with Nanocopper Paste 711

Xuyang Yan (Fudan University, China), Zhoudong Yang (Fudan University, China), Chao Gu (Fudan University, China), Tiancheng Tian (Fudan University, China; Boschman Advanced Packaging Technology, China), Xuejun Fan (Lamar University, USA), Guoqi Zhang (Delft University of Technology, the Netherlands), and Jiajie Fan (Fudan University, China; Research Institute of Fudan University in Ningbo, China)

Additively Manufactured In-Mold Electronics Reliability Under Thermal Cycling and Sustained High Temperature 718

Shriram Kulkarni (Auburn University, USA), Aditya Harsha (Auburn University, USA), Md Golam Sarwar (Auburn University, USA), Pradeep Lall (Auburn University, USA), and Scott Miller (NextFlex Manufacturing Institute, CA)

Thermal-Mechanical Modeling of Package Reflow for Cooling of Future CPU and GPU Devices 726

Ercan M. Dede (Toyota Research Institute of North America, USA), Paul Paret (National Renewable Energy Laboratory, USA), Suhas Rao Tamvada (University of Florida, USA), Gilberto Moreno (National Renewable Energy Laboratory, USA), Patrick McCluskey (University of Maryland, USA), Shailesh N. Joshi (Toyota Research Institute of North America, USA), Sreekant Narumanchi (National Renewable Energy Laboratory, USA), and Saeed Moghaddam (University of Florida, USA)

Development and Optimization of a Flexible Printed Coplanar Capacitive Sensor for Accurate Twisting Motion Detection 732

Colleen Stover (Eastern Michigan University, USA), Yuxuan Hou (Eastern Michigan University, USA), and Rui Chen (Eastern Michigan University, USA)

Isothermal Shock Testing on Flip-Chip Interconnects 737
Max Häusler (TU Dresden, Germany), Karsten Meier (TU Dresden, Germany), Shengxiang Lyu (TU Dresden, Germany), and Karlheinz Bock (TU Dresden, Germany)

Session 19: Chiplet Integration and Advanced Thermal Solutions

Direct-to-Silicon Liquid Cooling Integrated on CoWoS® Platform 743
Yu-Jen Lien (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Sing-Da Jiang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Cheng-Chieh Hsieh (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Han-Jong Chia (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Tsunyen Wu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Chien-Chih Lin (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Ke-Han Shen (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Szu-Wei Lu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Kathy Yan (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Kuo-Chung Yee (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), and Douglas C.H. Yu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.)

A Novel Approach of Multi-Chip FOPKG Chiplet Interconnection using a Land-Side Si Bridge 748
Sungoh Ahn (Samsung Electronics Co, Ltd, Republic of Korea), Sangsub Song (Samsung Electronics Co, Ltd, Republic of Korea), Heeyoub Kang (Samsung Electronics Co, Ltd, Republic of Korea), Seokbeom Yong (Samsung Electronics Co, Ltd, Republic of Korea), Dongsuk Kim (Samsung Electronics Co, Ltd, Republic of Korea), Dae-Woo Kim (Samsung Electronics Co, Ltd, Republic of Korea), Sangkyu Lee (Samsung Electronics Co, Ltd, Republic of Korea), Jongyoun Kim (Samsung Electronics Co, Ltd, Republic of Korea), Junghoo Yun (Samsung Electronics Co, Ltd, Republic of Korea), and Eunyoung Lee (Samsung Electronics Co, Ltd, Republic of Korea)

Mid-BEOL Heterogeneous Integration Through Sub-1um Pitch Hybrid Bonding & Advanced Silicon Carrier Technologies for AI & Compute Applications 753
Adel Elsherbini (Intel Corporation, USA), Tushar Talukdar (Intel Corporation, USA), Thomas Sounart (Intel Corporation, USA), Saurabh Chauhan (Intel Corporation, USA), Kaladhar Radhakrishnan (Intel Corporation, USA), Yi Shi (Intel Corporation, USA), Haris Khan Niazi (Intel Corporation, USA), Paul Nordeen (Intel Corporation, USA), Andrey Vyatskikh (Intel Corporation, USA), Brandon Rawlings (Intel Corporation, USA), William Brezinski (Intel Corporation, USA), Richard Vreeland (Intel Corporation, USA), Sou-Chi Chang (Intel Corporation, USA), Feras Eid (Intel Corporation, USA), Shawna Liff (Intel Corporation, USA), and Johanna Swan (Intel Corporation, USA)

The Study and Challenges of Backside Metal Interface Material to Enhance Fan-Out Embedded Bridge Die Package (FO-EB) Thermal Performance 761
Kuei-Hsiao Kuo (SPIL), Jui Teng Hung (Siliconware Precision Industries Co.,Ltd.), Ting En Lin (Siliconware Precision Industries Co.,Ltd.), and Feng Lung Chien (Siliconware Precision Industries Co.,Ltd.)

Thermal Impact of BSPDN for 3D Memory and Logic Integration 767
Melina Lofrano (imec, Begium), Herman Oprins (imec, Begium), Geert Van der Plas (imec, Begium), and Eric Beyne (imec, Begium)

Inter-Die Gap-Filling with Varying Aspect Ratio using PECVD Oxide for 3D Packaging: Model Prediction and Experimental Validation 773
Md M. Hasan (Intel Corporation, USA), Taiwo Ajayi (Intel Corporation, USA), Yuting Wang (Intel Corporation, USA), Plin Liu (Intel Corporation, USA), Rajesh Surapaneni (Intel Corporation, USA), and Xavier F. Brun (Intel Corporation, USA)

Modeling and Validation of an Integrated Package Solution (iPaS) for Next Generation Power Supply Systems 780
Akitomo Takahashi (Murata Manufacturing Co., Ltd., Japan), Shuhei Yamada (Murata Manufacturing Co., Ltd., Japan), Yuuki Yabuhara (Murata Manufacturing Co., Ltd., Japan), Masafumi Tanaka (Murata Manufacturing Co., Ltd., Japan), Kazuki Itoyama (Murata Manufacturing Co., Ltd., Japan), Koshi Himeda (Murata Manufacturing Co., Ltd., Japan), and Atsushi Yamamoto (Murata Manufacturing Co., Ltd., Japan)

Session 20: Novel Technologies for High Density RDL Interposers

Pillar-Suspended Bridge (PSB); Transmission Simulation and Fabrication Process of 2-Micron Diameter / 5-Micron Pitch Dry Etched Stacked Via in Low-k Polymer for High Performance Redistribution Layer Bridge (RDL Bridge) 785
Shinichi Arioka (AOI Electronics CO., LTD., Japan), Yusuke Naka (TAIYO INK MFG. CO., LTD., Japan), Koh Meiten (TAIYO INK MFG. CO., LTD., Japan), Fumito Ootake (ULVAC, Inc., Japan), Yasuhiro Morikawa (ULVAC, Inc., Japan), Tanapun Srichanthamit (AOI ELECTRONICS CO., LTD., Japan), Osamu Okada (Institute of Science Tokyo, Japan), and Yoichiro Kurita (Institute of Science Tokyo, Japan)

Panel Level Interposer by using Glass Carrier for 2.5D Advance IC Package Application 793
Terry Wang (Industrial Technology Research Institute (ITRI), Taiwan (ROC)), Cheng-Yueh Chang (Industrial Technology Research Institute (ITRI), Taiwan (ROC)), William Yang (Industrial Technology Research Institute (ITRI), Taiwan (ROC)), Yu-Jhen Yang (Industrial Technology Research Institute (ITRI), Taiwan (ROC)), Pei-Pei Cheng (Industrial Technology Research Institute (ITRI), Taiwan (ROC)), Chien-Ming Tseng (Industrial Technology Research Institute (ITRI), Taiwan (ROC)), Hungyu Wu (Applied Materials, Inc., USA), Austin Cheng (FAVITE, Inc., Taiwan (ROC)), Hsin-Yi Huang (Everlight Chemical Industrial Corp., Taiwan (ROC)), Meiten Koh (TAIYO INK MFG. CO., LTD., Japan), Chi-hua Huang (Alliance Material Co., Ltd., Taiwan (ROC)), and Kent Chen (CSUN MFG., LTD, Taiwan (ROC))

Fine Pitch Semi-Additive RDL-Process Development 798
Nelson Pinho (Imec, Belgium), Lili Wang (Imec, Belgium), Murat Pak (Imec, Belgium), Amaia Zerio (Imec, Belgium), Jeonho Kim (Imec, Belgium), Punith Gowda (Imec, Belgium), Naveen Reddy (Imec, Belgium), Andy Miller (Imec, Belgium), and Eric Beyne (Imec, Belgium)

Wafer Backside Fine Pitch Copper Interconnects and Low-Profile Micro-Bumps Pad Process for Multiple Chip-on-Wafer Stacking Structure 805
Syuto Tamura (Sony Semiconductor Solutions Corporation, Japan), Junichiro Fujimagari (Sony Semiconductor Solutions Corporation, Japan), Yuji Uesugi (Sony Semiconductor Solutions Corporation, Japan), Takuji Matsumoto (Sony Semiconductor Manufacturing Corporation, Japan), Kenta Fukushima (Sony Semiconductor Manufacturing Corporation, Japan), Kota Maruyama (Sony Semiconductor Manufacturing Corporation, Japan), and Kentaro Akiyama (Sony Semiconductor Solutions Corporation, Japan)

Demonstration of a Hybrid Wiring Layer Assembly for Low-Cost sub-10μm Pitch Integration 812
Vineeth Harish (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), Seungwoo Baek (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), Kai Zheng (Applied Materials, USA), Krutikesh Sahoo (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), Gilbert Park (Applied Materials, USA), Han-Wen Chen (Applied Materials, USA), Steven Verhaverbeke (Applied Materials, USA), and Subramanian S. Iyer (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA)

A Novel Architecture for On-Device AI in Mobile Application with Enhanced Heat Dissipation..... 819
Kyung Don Mun (Samsung Electronics Co., Ltd, South Korea), Jihwang Kim (Samsung Electronics Co., Ltd, South Korea), Sangjin Baek (Samsung Electronics Co., Ltd, South Korea), Jaechoon Kim (Samsung Electronics Co., Ltd, South Korea), Suk Won Jang (Samsung Electronics Co., Ltd, South Korea), Kang Joon Lee (Samsung Electronics Co., Ltd, South Korea), DongWoon Park (Samsung Electronics Co., Ltd, South Korea), and Dae-Woo Kim (Samsung Electronics Co., Ltd, South Korea)

High-Density RDL Fan-Out With L/S 2/2μm Dry Etched Micro Vias for Agile Prototyping/Low Volume Production and TAT/NRE Cost Modeling 824
Yuichi Sukegawa (Maxell, Ltd.), Osamu Okada (Institute of Science Tokyo), Takafumi Fukushima (Tohoku University), Hiroyuki Hashimoto (Tohoku University), Yusuke Naka (TAIYO INK MFG. CO., Ltd.), Yasuhiro Morikawa (ULVAC, Inc.), Akira Shimada (Toray Industries, Inc.), Kenji Miyake (Maxell, Ltd.), and Yoichiro Kurita (Institute of Science Tokyo)

Session 21: Meeting AI Challenges : Large Package Solution and Warpage Management for Advanced Packaging

Containment Solution for Liquid Metal-Based Second-Level Interconnect Technology 831
Ziyin Lin (Intel Corporation, USA), Karumbu Meyyappan (Intel Corporation, USA), Taylor Rawlings (Intel Corporation, USA), and Dingying Xu (Intel Corporation, USA)

Ultra High Aspect Ratio Photo Resist for Cu Pillar Based Multi-Stack Fan-out Package with Wide I/O LPDDR 836
Seon Ho Lee (Samsung Electronics Co., Ltd., Republic of Korea), Jinyoung Kim (Samsung Electronics Co., Ltd., Republic of Korea), Jeongseok Mun (Samsung Electronics Co., Ltd., Republic of Korea), Okseon Yoon (Samsung Electronics Co., Ltd., Republic of Korea), Jeongju Park (Samsung Electronics Co., Ltd., Republic of Korea), JunHyeong Park (Samsung Electronics Co., Ltd., Republic of Korea), and Jihye Shim (Samsung Electronics Co., Ltd., Republic of Korea)

Advanced Fan-Out Panel Level Packaging via Digital Lithography Patterning Development for AI Devices 841
Ksenija Varga (EV Group, St. Florian am Inn, Austria), Roman Holly (EV Group, St. Florian am Inn, Austria), Tobias Zenger (EV Group, St. Florian am Inn, Austria), Matthias Brunnbauer (EV Group, St. Florian am Inn, Austria), Boris Považay (EV Group, St. Florian am Inn, Austria), Thomas Uhrmann (EV Group, St. Florian am Inn, Austria), Dimitri Janssen (FUJIFILM Electronic Materials, Belgium), and Stefan Vanclooster (FUJIFILM Electronic Materials, Belgium)

Effective Build-Up Substrate Design for Warpage Reduction and Reliability Enhancement in Advanced Semiconductor Packages 847
Daichi Okazaki (Ajinomoto Fine-Techno Co., Inc., JAPAN), Eiji Baba (Ajinomoto Fine-Techno Co., Inc., JAPAN), Yuto Inoue (Ajinomoto Fine-Techno Co., Inc., JAPAN), Daisuke Hironiwa (Ajinomoto Fine-Techno Co., Inc., JAPAN), Ikumi Sawa (Ajinomoto Fine-Techno Co., Inc., JAPAN), YoungGun Han (Fukuoka University, JAPAN), Taka Kanayama (Fukuoka University, JAPAN), Atsunori Hattori (3D semiconductor research center, JAPAN), Kanta Nogita (3D semiconductor research center, JAPAN), and Ryo Miyamoto (Ajinomoto Fine-Techno Co., Inc., JAPAN)

Development of Negative Thermal Expansion Zeolite Fillers for Next-Generation Low CTE Encapsulation Materials 852
Ryo Nishida (Mitsubishi Chemical Corporation, Japan), Yutaro Tanaka (Mitsubishi Chemical Corporation, Japan), Shu Hikima (Mitsubishi Chemical Corporation, Japan), Ryohji Ohnishi (Mitsubishi Chemical Corporation, Japan), Kazuki Tsujikawa (Mitsubishi Chemical Corporation, Japan), Tetsuharu Yuge (Mitsubishi Chemical Corporation, Japan), and Masahiro Yokoyama (Mitsubishi Chemical Corporation, Japan)

Development of Novel Photosensitive Polyimide with 170 °C Curing Process to Enable Low Warpage and Sub-2 μm Patterning for RDLs in Next Generation Interposer 857
Yusuke Murata (JSR Corporation, Japan), Shuhei Horikawa (JSR Corporation, Japan), Mitsuka Inoue (JSR Corporation, Japan), Ryoji Tatara (JSR Corporation, Japan), and Hirokazu Ito (JSR Corporation, Japan)

Innovative Silicon Die Thinning and Edge Protection of Chip-to-Wafer Hybrid Bonded Wafer for High-Density Multi-Chip Stacking 862
*Vasarla Nagendra Sekhar (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Roman Ivanov (Aurora Technology Center, USA), Jun Fei Zhang (Aurora Technology Center, USA), Francis Acquaye (Aurora Technology Center, USA), Tsuyoshi Masuda (Aurora Technology Center, USA), Subhash Guddati (Entegris Asia Pte Ltd. HTC, Singapore), Chirantan Ganguly (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Mishra Dileep Kumar (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), B.S.S. Chandra Rao (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Vempati Srinivasa Rao (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Session 22: Heterogenous Integration Using Bridge and 3D Stacking

Hybrid Bonding with Fluidic Self Alignment: Process Optimization and Electrical Test Vehicle Fabrication 868
Feras Eid (Intel Corporation, USA), Charles El Helou (Intel Corporation, USA), Shashi Bhushan Sinha (Intel Corporation, USA), Golsa Naderi (Intel Corporation, USA), Forough Mahmoudabadi (Intel Corporation, USA), Brandon Rawlings (Intel Corporation, USA), Brian Barley (Intel Corporation, USA), Tayseer Mahdi (Intel Corporation, USA), Sheena Benson (Intel Corporation, USA), Siyan Dong (Intel Corporation, USA), Yi Shi (Intel Corporation, USA), William Brezinski (Intel Corporation, USA), Felipe Bedoya (Intel Corporation, USA), Wenhao Li (Intel Corporation, USA), and Francesca Bard (Intel Corporation, USA)

Optimization of Alignment Model and Metrology During Backside EUV Lithography Patterning for CFET Technology 873
Sujan Kumar Sarkar (Imec, Belgium), Andrea Mingardi (Imec, Belgium), Rajendra Kumar Saroj (Imec, Belgium), and Sandip Halder (Imec, Belgium)

Assessing Queue Time in D2W Hybrid Bonding Through Precise Bond Strength Measurements ... 878
Yuki Yoshihara (YOKOHAMA National University), Junya Fuse (Yokohama National University), Shimpei Aoki (Toray Engineering Co.,Ltd.), Takashi Hare (Toray Engineering Co.,Ltd.), Kentaro Mihara (Toray Engineering Co.,Ltd.), Takayuki Miyoshi (Toray Engineering Co.,Ltd.), Naoko Yamamoto (DISCO Corporation), Shunsuke Teranishi (DISCO Corporation), Takafumi Fukushima (Tohoku University), Akira Uedono (University of Tsukuba), and Fumihiro Inoue (Yokohama National University)

Thin 3D: An Innovative Approach to Ultra-Thin Wafer-Level Active Device Transfer Technology with Optimized Material and Thermal Solution for 3D IC 885
Ting-Yu Chen (National Yang Ming Chiao Tung University, Taiwan), Shie-Ping Chang (National Yang Ming Chiao Tung University, Taiwan), Bo-Jheng Shih (National Yang Ming Chiao Tung University, Taiwan), Zih-Yang Chen (National Yang Ming Chiao Tung University, Taiwan), Yu-Lun Liu (National Yang Ming Chiao Tung University, Taiwan), Po-Jung Sung (Taiwan Semiconductor Research Institute, Taiwan), Nien-Chih Lin (Taiwan Semiconductor Research Institute, Taiwan), Chih-Chao Yang (Taiwan Semiconductor Research Institute, Taiwan), Po-Tsang Huang (National Yang Ming Chiao Tung University, Taiwan), Ming-Yang Li (Taiwan Semiconductor Manufacturing Company, Taiwa), Iuliana P. Radu (Taiwan Semiconductor Manufacturing Company, Taiwa), and Kuan-Neng Chen (National Yang Ming Chiao Tung University, Taiwan)

Ultra-Thin Wafer Handling Process for Advanced Packaging using Novel Temporary Bonding Film and De-Bonding Method 890
Motohiro Negishi (Resonac Corporation, Japan), Yuta Akasu (Resonac Corporation, Japan), Emi Miyazawa (Resonac Corporation, Japan), Tetsuya Enomoto (Resonac Corporation, Japan), Kohei Taniguchi (Resonac Corporation, Japan), and Takashi Kawamori (Resonac Corporation, Japan)

A Novel Thermal Isolation Method with Embedded 'Glass Bridge' Structures in Silicon-Based 2.5D Heterogeneous Integration Systems 895
Zhengwei Chen (Purdue University, USA), Zixin Xiong (Purdue University, USA), Keyu Wang (Purdue University, USA), Amy M. Marconnet (Purdue University, USA), and Tiwei Wei (Purdue University, USA)

Technology Enhancements on FOCoS-Bridge for Emerging Trends in High-Performance Computing (HPC) and Artificial Intelligence (AI) 902
Teck Chong Lee (Advanced Semiconductor Engineering, Inc., Taiwan), Chung Hao Chen (Advanced Semiconductor Engineering, Inc., Taiwan), Lihong Cao (Advanced Semiconductor Engineering, Inc., USA), Yuh Shan Su (Advanced Semiconductor Engineering, Inc., Taiwan), Chun Jun Zhuang (Advanced Semiconductor Engineering, Inc., Taiwan), Hung-Chun Kuo (Advanced Semiconductor Engineering, Inc., Taiwan), Po-Chih Pan (Advanced Semiconductor Engineering, Inc., Taiwan), and Chih-Pin Hung (Advanced Semiconductor Engineering, Inc., Taiwan)

Session 23: AI Enabled Innovations in Advanced Packaging Technologies

AI-Based Decision-Tree Concept to Fabricate Active Waferscale Fabric for Heterogeneous Chiplet Integration 906
Rabindra N. Das (MIT Lincoln Laboratory), Albert Reuther (MIT Lincoln Laboratory), Vitaliy Gleyzer (ISR & Tactical System Division, MIT Lincoln Laboratory), Ryan Touzjian (Engineering Division, MIT Lincoln Laboratory), Alex Wynn (Advanced Technology Division, MIT Lincoln Laboratory), Ravi Rastogi (Advanced Technology Division, MIT Lincoln Laboratory), Brian Tyrrell (Technology Division, MIT Lincoln Laboratory), Paul Monticciolo (ISR & Tactical System Division, MIT Lincoln Laboratory), and Paul W. Juodawlkis (Advanced Technology Division, MIT Lincoln Laboratory)

AI Trustworthiness in the Era of Advanced Packaging: Challenges and Opportunities 912
Katayoon Yahyaei (University of Florida, USA), M Shafkat M Khan (University of Florida, USA), Stephan R. Larmann (InfraTec Infrared LLC, USA), Nitin Varshney (University of Florida, USA), Anirban Bhattacharya (University of Florida, USA), Parth Sandeepbhai Shah (Intel Corporation, USA), Baibhab Chatterjee (University of Florida, USA), and Navid Asadizanjani (University of Florida, USA)

Efficient Visual Inspection Framework of High-Bandwidth Memory Bumps with Generative and Deep Learning AI 920
*Richard Chang (Institute for Infocomm Research (I2R), A*STAR, Singapore), Jie Wang (Institute for Infocomm Research (I2R), A*STAR, Singapore), Ser Choong Chong (Institute for Microelectronics (IME), A*STAR, Singapore), Xulei Yang (Institute for Infocomm Research (I2R), A*STAR, Singapore), and Ramanpreet Singh Pahwa (Institute for Infocomm Research (I2R), A*STAR, Singapore)*

Generative Model Based Multi-Layer PDN Impedance Estimation with Multi-Power Domain 927
Hyunjun An (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Haeseok Suh (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Keeyoung Son (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Haeyeon Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Keunwoo Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Junghyun Lee (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Taein Shin (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Seonguk Choi (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Taesoo Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Junho Park (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Inyoung Choi (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), and Joungho Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea)

RAICEx: A Rapid and Accurate AI-Based Framework for Crosstalk Prediction in IC Packages with a Case Study on High-Speed DDR Systems 933
Katayoon Yahyaei (University of Florida, USA; Texas Instruments Inc., USA), Tapobrata Bandyopadhyay (Texas Instruments Inc., USA), and Snehamay Sinha (Texas Instruments Inc., USA)

TDR Optimization Method of 112G Serdes Interface in PKG Using Deep Reinforment Learing 941
Hyunwoong Kim (SAMSUNG Foundry, Republic of Korea (South)), Sungwook Moon (SAMSUNG Foundry, Republic of Korea (South)), Jiyoung Park (SAMSUNG Foundry, Republic of Korea (South)), Taeyun Kim (SAMSUNG Foundry, Republic of Korea (South)), Jinho Kim (SAMSUNG Foundry, Republic of Korea (South)), Haemin Lee (SAMSUNG Foundry, Republic of Korea (South)), and Seungki Nam (SAMSUNG Foundry, Republic of Korea (South))

AI-Assisted Electro-Thermal Co-Design for Hybrid Bonded Packages 947
Juhitha Konduru (University of Illinois Urbana Champaign, USA), Srikanth Rangarajan (Binghamton University, USA), and José E. Schutt-Aine (University of Illinois Urbana Champaign, USA)

Session 24: Advanced Characterization and Modeling of Next Generation Packaging Materials

Characterization of Moisture Diffusion Properties of ABF and Mold Compounds in Molded Package with High Copper Density Substrate 953
S M Yeasin Habib (Lamar University, USA), Guangxu Li (Texas Instruments, USA), Yutaka Suzuki (Texas Instruments, USA), Jonathan Noquil (Texas Instruments, USA), Mak Kulkarni (Texas Instruments, USA), Rajen Murugan (Texas Instruments, USA), and Xuejun Fan (Lamar University, USA)

Thermal-Mechanical Behavior of Highly (111)-Oriented Nano Twinned Electroplated Copper for Advanced Electronic Packaging 958
Abdellah Salahouelhadj (Imec, Belgium), Kris Vanstreels (Imec, Belgium), Joke De Messemaeker (Imec, Belgium), Yao Yao (Imec, Belgium), Carine Gerets (Imec, Belgium), Aleksandar Radisic (Imec, Belgium), Zaid El-Mekki (Imec, Belgium), Myriam Van De Peer (Imec, Belgium), Mario Gonzalez (Imec, Belgium), Eric Beyne (Imec, Belgium), Chih Hao Hsia (BASF Taiwan Ltd, Taiwan), Iris Chang (BASF Taiwan Ltd, Taiwan), SungHo Park (BASF Company Ltd., Korea), Soichi Watanabe (BASF SE, Germany), and Marco Arnold (BASF SE, Germany)

Nanoindentation Based Methodology to Characterize the Adhesion Strength of Dielectric Bond Interfaces 965
Kris Vanstreels (imec, Belgium), Oguzhan Orkut Okudur (imec, Belgium), Yusuf Burak Ozdemir (imec, Belgium), Mario Gonzalez (imec, Belgium), and Eric Beyne (imec, Belgium)

Non-PFAS Semiconductor Packaging Material Performance and Stability in Comparison with PFAS Materials 972
Padmanava Choudhury (Auburn University, USA), Aathi Pandurangan (Auburn University, USA), Madhu Kasturi (Auburn University, USA), and Pradeep Lall (Auburn University, USA)

Predictive Modeling of Thin Films Properties Using an Experimental and Simulation-Based Approach 980
Dao Kun Lim (National University of Singapore/Micron Technology), Derik Rudd (Micron Technology,Inc.), Faxing Che (Micron Semiconductor Asia Operations Pte. Ltd), Venkata Rama Satya Pradeep Vempaty (Micron Technology,Inc.), Wen How Sim (Micron Technology,Inc.), Harjashan Veer Singh (Micron Technology,Inc.), Wentao Yan (National University of Singapore), and Yeow Kheng Lim (National University of Singapore)

Physics-Based Modeling with Nanoindentation on the Mechanical Reliability of TGV Substrates Under Annealing Effects 985
Jui-Chang Chuang (EOSL, R.O.C.), Chang-Chun Lee (National Tsing Hua University, R.O.C.), Wei-Cheng Tsai (EOSL, R.O.C.), Hao-Zhou Lin (EOSL, R.O.C.), Chen-Tsai Yang (EOSL, R.O.C.), Chung-I Li (EOSL, R.O.C.), Shih-Hsien Lee (Semiconductor Advanced Packaging, R.O.C.), and Shih-Hao Kuo (Semiconductor Advanced Packaging, R.O.C.)

Validated Methodology for Accurate Simultaneous Measurement of Elastic Modulus and CTE of BEOL Materials for Improved Advanced Package Performance Prediction 990

Chukwudi Okoro (Corning Research and Development Corporation (CRDC), USA), James Price (Corning Research and Development Corporation (CRDC), USA), Diego Prado (Corning Research and Development Corporation (CRDC), USA), Alexandra Longacre (Corning Research and Development Corporation (CRDC), USA), Nicholas Walker (Corning Research and Development Corporation (CRDC), USA), and Shandon Hart (Corning Research and Development Corporation (CRDC), USA)

Session 25: Advanced Substrate Technologies- Organic, Embedding and Glass

Development of Glass Core Substrates for Long-Term Reliability Under Thermal Stress 995

Koji Fujimoto (Dai Nippon Printing Co., Ltd., Japan), Takahiro Tai (Dai Nippon Printing Co., Ltd., Japan), and Satoru Kuramochi (Dai Nippon Printing Co., Ltd., Japan)

Fully Encapsulated Fine Pitch Dual Damascene Organic RDL with Low Dk Df Photosensitive Polyimide and Its Reliability 1000

Minhua Lu (IBM T. J. Watson Research Center, USA), Joyce Liu (IBM T. J. Watson Research Center, USA), Peter Sorce (IBM T. J. Watson Research Center, USA), Andrew Giannetta (IBM T. J. Watson Research Center, USA), Michael Lofaro (IBM T. J. Watson Research Center, USA), Adele Pacquette (IBM T. J. Watson Research Center, USA), Michelle Hofman (IBM T. J. Watson Research Center, USA), David Rath (IBM T. J. Watson Research Center, USA), Elizabeth Duch (IBM T. J. Watson Research Center, USA), Stephan Cohen (IBM T. J. Watson Research Center, USA), Curtis Calamari (IBM T. J. Watson Research Center, USA), and Evan Colgan (IBM T. J. Watson Research Center, USA)

A Comparative Study on Power Delivery Network (PDN) using Several Capacitor-Embedded Substrates for Next Generation Power Supply Applications 1005

Shuhei Yamada (Murata Manufacturing Co., Ltd., Japan), Yuuki Yabuhara (Murata Manufacturing Co., Ltd., Japan), Akitomo Takahashi (Murata Manufacturing Co., Ltd., Japan), Kazuki Itoyama (Murata Manufacturing Co., Ltd., Japan), Koshi Himeda (Murata Manufacturing Co., Ltd., Japan), and Atsushi Yamamoto (Murata Manufacturing Co., Ltd., Japan)

Embedded Vertical PDN (EV-PDN) Including Voltage Regulator (VR) for Over-1kW FC-BGA Based on Over-1mm Thick-Core Organic Substrate 1009

Heeseok Lee (System LSI, Samsung Electronics Co., Ltd, Korea), Kwangho Lee (System LSI, Samsung Electronics Co., Ltd, Korea), Daehyun Kim (System LSI, Samsung Electronics Co., Ltd, Korea), Jun So Pak (System LSI, Samsung Electronics Co., Ltd, Korea), Kyojin Hwang (System LSI, Samsung Electronics Co., Ltd, Korea), Heonwoo Kim (System LSI, Samsung Electronics Co., Ltd, Korea), and Kisu Joo (System LSI, Samsung Electronics Co., Ltd, Korea)

Glass Core Substrate versus Organic Core Substrate 1014

John H Lau (Unimicron), Ning Liu (Unimicron), Mike Ma (Unimicron), and Tzyy-Jang Tseng (Unimicron)

Development of Glass Core Build-Up Substate with TGV 1021
Masahiro Sunohara (Shinko Electric Industries Co., Ltd, Japan), Jun Yoshiike (Shinko Electric Industries Co., Ltd, Japan), Hiroshi Taneda (Shinko Electric Industries Co., Ltd, Japan), Yoko Nakabayashi (Shinko Electric Industries Co., Ltd, Japan), and Noriyoshi Shimizu (Shinko Electric Industries Co., Ltd, Japan)

High-Aspect-Ratio, 6-μm-Diameter Through-Glass-Via Fabrication into 100-μm-Thick ENA1 by Dry Laser Micro-Drilling Process 1027
Toshio Otsu (University of Tokyo, Japan), Tsubasa Endo (University of Tokyo, Japan), Akihiro Shibata (AGC Inc., Japan), Yoichiro Sato (AGC Inc., Japan), Hiroharu Tamaru (University of Tokyo, Japan), and Yohei Kobayashi (University of Tokyo, Japan)

Session 26: Process Innovation in Through-Via and Solder Interconnections

Deep Via and Trench Etching of Low CTE Glass Package Substrate using SF6, NF3 and H2O Based NLD Plasma Process 1032
Yasuhiro Morikawa (ULVAC, Inc., Japan) and Srinivas Tadigadapa (Northeastern University, USA)

Development of Straight, Small-Diameter, High-Aspect Ratio Copper-Filled Through-Glass Vias (TGV) for High-Density 3D Interconnections 1036
Ye Yang (Purdue University, IN), James Chien (Taiwan Foresight Co. Ltd., Taiwan), Shuhang Lyu (Purdue University, IN), and Tiwei Wei (Purdue University, IN)

Metallization of Helium-Hermetic and Thermo-Mechanically Reliable Through Glass Vias (TGV) by Conformal Pinched Via (CPV) Approach 1043
Mandakini Kanungo (Corning Research and Development Corporation, USA), Rajesh Vaddi (Corning Research and Development Corporation, USA), Chukwudi Okoro (Corning Research and Development Corporation (CRDC), USA), Scott Pollard (Corning Research and Development Corporation (CRDC), USA), and Prantik Mazumder (Corning Research and Development Corporation, USA)

A Novel Approach to Ultra-Low Temperature Interconnection: Double-Sided SLID Process using SAC BGAs and Eutectic SnBiIn 1047
Hafiz Waqas Ali (Université de Sherbrooke, Canada), David Danovitch (Université de Sherbrooke, Canada), Dominique Drouin (Université de Sherbrooke, Canada), and Divya Taneja (IBM, Canada)

Growth of Nanovoids in Electroless Cu Layer of Micro-Via After Thermal Reliability Test 1055
Masahiko Nishijima (Osaka University, Japan), Ming-Chun Hsieh (Osaka University, Japan), Zheng Zhang (Osaka University, Japan), Aiji Suetake (Osaka University, Japan), Rieko Okumura (Osaka University, Japan), Hiroyoshi Yoshida (Osaka University, Japan), Chuantong Chen (Osaka University, Japan), Hiroki Seto (Okuno Chemical Industries Co. Ltd., Japan), Yuhei Kitahara (Okuno Chemical Industries Co. Ltd., Japan), Kei Hashizume (Okuno Chemical Industries Co. Ltd., Japan), Kimihiro Yamanaka (Osaka University, Japan), and Katsuaki Suganuma (Osaka University, Japan)

Formic Acid Vapor Assisted Fluxless TCB for Advanced Packaging- a Key Enabler for Ultra-Fine Pitch and High-Density Interconnects 1061
Adeel Bajwa (Kulicke and Soffa Industries,Inc.), Suleman Ayub (Kulicke and Soffa Industries,Inc.), Tom Colosimo (Kulicke and Soffa Industries,Inc.), Matt Wasserman (Kulicke and Soffa Industries,Inc.), and Bob Chyla (Kulicke and Soffa Industries,Inc.)

Enhancing Wafer-Level Cu-Solder Bonding: A Fluxless Approach with Cu-Selective Passivation Coating 1069
Kevin Antony Jesu Durai (University of North Texas, USA), Dinesh Kumar Kumaravel (University of North Texas, USA), Khanh Tuyet Anh Tran (University of North Texas, USA), and Oliver M.R. Chyan (University of North Texas, USA)

Session 27: Thermal Management and Material Solutions for High Performance 2.5D and 3D Packaging

Optimized TIM1 Solution for Large 2.5D HPC Packages using Silicone Matrix Containing Liquid Metal Materials 1075
Po-Yao Lin (Intel Corporation, Taiwan), Yanling Huang (Intel Corporation, Taiwan), Yen-Kun Lai (Intel Corporation, Taiwan), Han-wen Lin (Intel Corporation, Taiwan), JS Paek (Intel Corporation, Taiwan), Max Wu (Intel Corporation, Taiwan), Jason Zhang (Intel, Taiwan), and Thomas Huber (Intel, Taiwan)

Novel Fabrication of Ultra-Long Al_2O_3 NWs and Their Integration into Al_2O_3 NWs and Their Hierarchically Structured Sheets-Epoxy Composites for Enhanced Thermal Management in Advanced Semiconductor Packaging 1082
Zihao Lin (Georgia Institute of Technology, USA), Wenbin Fu (Georgia Institute of Technology, USA), Sung-Ting Chen (Georgia Institute of Technology, USA), Kyoung-Sik Moon (Georgia Institute of Technology, USA), Gleb Yushin (Georgia Institute of Technology, USA), and Ching-Ping Wong (Georgia Institute of Technology, USA)

Characterization of PVD Backside Metal Adhesion for Improved Thermal Management in Heterogeneous Integration 1089
Carl Drechsel (Evatec AG, Switzerland), Patrik Carazzetti (Evatec AG, Switzerland), Eleftherios Stampolis (Evatec AG, Switzerland), Marius Adler (Fraunhofer IZM, Germany), Ole Hölck (Fraunhofer IZM, Germany), Marcus Voitel (Fraunhofer IZM, Germany), Friedrich Müller (Fraunhofer IZM, Germany), Karl-Friedrich Becker (Fraunhofer IZM, Germany), Tanja Braun (Fraunhofer IZM, Germany), and Ewald Strolz (Evatec AG, Switzerland)

Novel Low Df and Low CTE Material with High Thermal Stability for Organic Integration Board 1094
Shunsuke Tonouchi (Resonac Corporation, Japan), Yuji Sakurazawa (Resonac Corporation, Japan), Ayaka Takeguchi (Resonac Corporation, Japan), Keiichi Kasuga (Resonac Corporation, Japan), Yusuke Sera (Resonac Corporation, Japan), Hiroshi Shimizu (Resonac Corporation, Japan), Shuji Gozu (Resonac Corporation, Japan), Yukio Nakamura (Resonac Corporation, Japan), Tatsuro Kodama (Resonac Corporation, Japan), Yuichi Yanaka (Resonac Corporation, Japan), and Rimpei Kindaichi (Resonac Corporation, Japan)

Thermal Management of Nano-TSVs in Advanced BS-PDN: A Comparative Study of AlN and Oxide Dielectrics for Heat Dissipation Efficiency 1100
*Ya-Ching Tseng (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Huicheng Feng (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Tang Gongyue (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Daniel Lau (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Vasarla Nagendra Sekhar (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Hongyu Li (Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Mold Underfill Process with Sheet Molding Compound for Full-Reticle Size Dies with Single-Digit Micrometer Gaps 1107
Yuki Sugiura (Nagase ChemteX Corporation, Japan), Daisuke Mori (Nagase ChemteX Corporation, Japan), and Katsushi Kan (Nagase ChemteX Corporation, Japan)

Low Dk/Df Siloxane Hybrid Laminates for Advanced Packaging Substrate 1113
Seung-Mo Kang (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Hyungshin Kweon (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), SungHun Park (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), and Byeong-Soo Bae (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea)

Session 28: Reliability of Heterogeneous Integrated (HI) Packages

A Procedure for Evaluating the Chiplet-Module-System Interaction of a 2.5-D Package Under Board-Level Reliability Test Condition 1119
Jing-An Huang (National Cheng Kung University, R.O.C), Zhi-Yin Huang (National Cheng Kung University, R.O.C), and Tz-Cheng Chiu (National Cheng Kung University, R.O.C)

Influence of Passivation Layer on Electromigration Lifetime of Fine-Pitch Cu RDL 1126
Adrija Chaudhuri (Fraunhofer Institute for Reliability and Microintegration (IZM), Germany), Johannes Jaeschke (Fraunhofer Institute for Reliability and Microintegration (IZM), Germany), Astrid Gollhardt (Fraunhofer Institute for Reliability and Microintegration (IZM), Germany), Hermann Oppermann (Fraunhofer Institute for Reliability and Microintegration (IZM), Germany), and Martin Schneider-Ramelow (Technische Universität, Germany)

Fabrication Optimization and Reliability Study of Hyper RDL (HRDL) Interposer for Advanced Packaging and Heterogeneous Integration 1134
Chun-Ta Li (National Yang Ming Chiao Tung University, Taiwan), Yu-Lun Liu (National Yang Ming Chiao Tung University, Taiwan), Tzu-Han Sun (National Yang Ming Chiao Tung University, Taiwan), Chien-Kang Hsiung (National Yang Ming Chiao Tung University, Taiwan; Applied Materials Inc.), Yu-Tao Yang (MediaTek USA Inc., United States of America), Wen-Tzu Tsai (National Yang Ming Chiao Tung University, Taiwan), Mu-Ping Hsu (National Yang Ming Chiao Tung University, Taiwan), Yuan-Chiu Huang (National Yang Ming Chiao Tung University, Taiwan), and Kuan-Neng Chen (National Yang Ming Chiao Tung University, Taiwan)

Influence of Cycling Induced Damage on the Anand Model Parameters of SAC305 Lead-Free Solder 1140
Golam Rakib Mazumder (Auburn University), Souvik Chakraborty (Auburn University), Mahbub Alam Maruf (Auburn University), Omma Sumaiya (Auburn University), Jeffrey C. Suhling (Auburn University), and Pradeep Lall (Auburn University)

The Influence of Full IMC Structure on Micro-Bump EM Performance 1148
Chung-Yu Chiu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Jui-Shen Chang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Tzuan-Horng Liu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Chen-Nan Chiu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Yao-Chun Chuang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), Ryan Lu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), An-Jhih Su (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), John Yeh (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.), and Jyun-Lin Wu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C.)

First Proof of 3D-IC Power Plane Defect Localization via Frequency Domain Spatial Heat Mapping 1153
Zhansen Shi (National University of Singapore, Singapore), Lucas Lum (National University of Singapore, Singapore), Bernice Zee (Advanced Micro Devices (Singapore) Pte Ltd, Singapore), Jiann Min Chin (Advanced Micro Devices (Singapore) Pte Ltd, Singapore), and Yeow Kheng Lim (National University of Singapore, Singapore)

Advanced Thermal Management for High Power HPC, AI 1160
Nokibul Islam (STATS ChipPAC Inc, USA), Choong Kooi Chee (Marvell Technology Inc, USA), and JoonYoung Choi (STATS ChipPAC Inc, USA)

Session 29: Advances in Additive Manufacturing, Wearable and Medical Technologies

3D Printed Fanout Interposer Substrates with Curved Through-Holes for Rapid Prototyping of Advanced Packaging 1167
Haksoon Jung (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Nahyeon Kim (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Yurim Choi (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Seongju Kim (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Hyunjin Park (Korea Research Institute of Chemical Technology (KRICT), Republic of Korea), Yunsik Park (Korea Electronics Technology Institute (KETI), Republic of Korea), Seungjun Chung (Korea University, Republic of Korea), Jiheong Kang (Seoul National University, Republic of Korea), and Jimin Kwon (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea)

Fully Printed Pressure Sensor Array for Soft Robotics 1173
Sara G. Lieberman (State University of New York Binghamton, USA), Riadh Al-Haidari (State University of New York Binghamton, USA), Babatunde Falola (State University of New York Binghamton, USA), Mark D. Poliks (State University of New York Binghamton, USA), Deepak Trivedi (GE Aerospace, USA), Felippe Pavinatto (GE Aerospace, USA), Pei-Hsin Kuo (GE Aerospace, USA), Jack Ly (BlueHalo, USA), and Lucas Beagle (BlueHalo, USA)

Direct Digital Manufacturing for Laser-Drilled Vias in Multilayer Glass Printed Circuit Structures 1181
Bryce Gray (Sciperio, inc., USA), Jason Benoit (Sciperio, inc., USA), Sam LeBlanc (Sciperio, inc., USA), Lance Sookdeo (Sciperio, inc., USA), Cameron Martinez (Sciperio, inc., USA), Eduardo Rojas (Aeronautical University, USA), and Kenneth Church (nScrypt, inc., USA)

Design and Fabrication of Bendable Double-Layer RDL Metallization Based on FOWLP for In-Mold Flexible Hybrid Electronics (iFHE) 1187
Chang Liu (Tohoku University, Japan), Jiayi Shen (Tohoku University, Japan), Atsushi Shinoda (Tohoku University, Japan), Han Zhang (Tohoku University, Japan), Tetsu Tanaka (Tohoku University, Japan), and Takafumi Fukushima (Tohoku University, Japan)

FlexPower II: Flexible Interdigitated Battlet Li-ion Battery on FlexTrate^TM for Wearables............ 1192
Mansi Sunil Sheth (UCLA, USA), Tanmay S. Konnur (UCLA, USA), and Subramanian S. Iyer (UCLA, USA)

Design, Materials Selection, and Assembly Process for a CMUT-Based Handheld Ultrasound Probe Head: Overcoming Development Challenges 1198
KM Rafidh Hassan (Renesas Electronics America Inc., USA), Gaurav Mehrotra (Renesas Electronics America Inc., USA), Hazel Caballero (Renesas Electronics America Inc., USA), Steven Lee (Renesas Electronics America Inc., USA), Karim Allidina (MEMS Vision International Inc., Canada), Tommy Tsang (MEMS Vision International Inc., Canada), Mohannad Elsayed (MEMS Vision International Inc., Canada), Hani Tawfik (MEMS Vision International Inc., Canada), and Brandon Hill (MEMS Vision International Inc., Canada)

Session 30: Simulations on Advanced Package Processing - Hybrid Bonding, Chip Stacking and Wafer-to-Wafer

Atomistic Modeling of Interfacial Cracking in Copper-to-Copper Direct Bonding 1206
Shengfeng Yang (Purdue University, USA) and Jiali Lu (Purdue University, USA)

Crystal Plasticity-Based Modeling and Experimental Validation of the Influence of Microstructures and Grain Boundary Junction Types on the Cu-Cu Bonding Interface 1211
Jae-Uk Lee (Sungkyunkwan University, Republic of Korea), Hyun-Dong Lee (Sungkyunkwan University, Republic of Korea), Sung-Hyun Oh (Sungkyunkwan University, Republic of Korea), Sung-Ho Park (BASF, Republic of Korea), Won-Seob Cho (BASF, Republic of Korea), Yong-Jin Park (BASF, Republic of Korea), Alexandra Haag (BASF SE, Germany), Soichi Watanabe (BASF SE, Germany), Marco Arnold (BASF SE, Germany), Hoo-Jeong Lee (Sungkyunkwan University, Republic of Korea), and Eun-Ho Lee (Sungkyunkwan University, Republic of Korea)

Thermal Modeling of IR Laser Debond with Inorganic Thin Film Release Layers 1216
Thomas Sounart (Intel Corporation, USA), Henning Braunisch (Intel Corporation, USA), Paul Nordeen (Intel Corporation, USA), and Georgios C. Dogiamis (Intel Corporation, USA)

Tailoring Sintering Pressure to Optimize Nanoparticle Connectivity and Mechanical Strength in Cu-Based Interconnects 1223
Leiming Du (Delft University of Technology, Netherlands), Weiping Jiao (Delft University of Technology, Netherlands), Jiajie Fan (Fudan University, China), and Guoqi Zhang (Delft University of Technology, Netherlands)

Wafer Substrate Impact on Direct Wafer-to-Wafer Bonding Process 1230
Nathan Ip (Tokyo Electron America, Inc., USA), Yuhai Xiang (Tokyo Electron America, Inc., USA), Andrew Tuchman (TEL Technology Center, America, USA), Norifumi Kohama (Tokyo Electron Kyushu Ltd., Japan), Xuemei Chen (Tokyo Electron America, Inc., USA), Ilseok Son (TEL Technology Center, America, USA), and Kimio Motoda (Tokyo Electron Kyushu Ltd., Japan)

Advanced Packaging Techniques: Hybrid Numerical and Experimental Analysis of Underfill Flow in Fine Pitch Multi-Chip Modules 1235
Chien-Ting Wu (CoreTech System (Moldex3D), Taiwan), Kazuki Noguchi (Sanyu rec co., ltd.), Ching-Kai Chou (CoreTech System (Moldex3D), Taiwan), Zi-Hsuan Wei (CoreTech System (Moldex3D), Taiwan), Wei-Yu Lin (CoreTech System (Moldex3D), Taiwan), Yu-En Liang (CoreTech System (Moldex3D), Taiwan), Srikar Vallury (CoreTech System (Moldex3D), Taiwan), and Leo Shen (CoreTech System (Moldex3D), Taiwan)

Simulation Analysis of Edge Dot-Void Formation and Edge Roll-Off Effects in Wafer-to-Wafer Bonding 1242
Sunghwan Kim (Samsung Electronics, Republic of Korea), Youngsoo Kim (Samsung Electronics, Republic of Korea), Cheolmin Shin (Samsung Electronics, Republic of Korea), Geun-Myeong Kim (Samsung Electronics, Republic of Korea), Minyeong Je (Samsung Electronics, Republic of Korea), Seungchan Han (Samsung Electronics, Republic of Korea), Kyu-Ha Lee (Samsung Electronics, Republic of Korea), Hongkyun Lee (Samsung Electronics, Republic of Korea), Hanseong Shin (Samsung Electronics, Republic of Korea), Hyunyong Jeong (Samsung Electronics, Republic of Korea), Seongmin Son (Samsung Electronics, Republic of Korea), Hyunkyung Bae (Samsung Electronics, Republic of Korea), Soon-Wook Kim (Samsung Electronics, Republic of Korea), Dongchan Lim (Samsung Electronics, Republic of Korea), Yoon-Suk Kim (Samsung Electronics, Republic of Korea), Hojin Lee (Samsung Electronics, Republic of Korea), Seungmin Lee (Samsung Electronics, Republic of Korea), Seung Hun Lee (Samsung Electronics, Republic of Korea), Kwangjin Moon (Samsung Electronics, Republic of Korea), and Dae Sin Kim (Samsung Electronics, Republic of Korea)

Session 31: Automotive Power

Development of a Low Temperature Sinterable Cu Paste Based on Micro Scale Flake 1247
Rocky Kumar Saha (University of Applied Science, Germany), Hamza Bin Aqeel (University of Applied Science, Germany), and Thomas Rubenbauer (Schlenk SE, Germany)

Novel Metal Based Thermal Interface Materials for Flip Chip Ball Grid Array Packages 1255
Karthik Visvanathan (Intel Corporation, USA), Arifur Chowdhury (Intel Corporation, USA), Sachin Deshmukh (Intel Corporation, USA), Sergio A Chan Arguedas (Intel Corporation, USA), Krishna Vasanth Valavala (Intel Corporation, USA), and Luisa Cabrera Maynez (Intel Corporation, USA)

Chiplet Package for Automotive and Edge Processors 1259
Trent Uehling (NXP Semiconductors, USA), Eli Tiffin (NXP Semiconductors, USA), Stan Cejka (NXP Semiconductors, USA), Nikhita Baladari (NXP Semiconductors, The Netherlands), and Gaurav Sharma (NXP Semiconductors, USA)

Study of the Optimal Cu Core Size Based on Surface Evolver for Solder Bridge and HiP Free of Large PBGA Package 1264
Hojin Seo (Samsung Electronics Co., Ltd, South Korea), Junho Lee (Samsung Electronics Co., Ltd, South Korea), and Insik Han (Samsung Electronics Co., Ltd, South Korea)

Localized Formation of Laser Non-conductive Film (NCF) on 10 μm Diameter Bumps, Applied to 20 μm Pitch Chiplet Chip-on-Wafer (CoW) Bonding 1269
Jungho Shin (Superintelligence Creative Laboratory, ETRI, Korea), Jiho Joo (Superintelligence Creative Laboratory, ETRI, Korea), Gwang-Mun Choi (Superintelligence Creative Laboratory, ETRI, Korea), Chanmi Lee (Superintelligence Creative Laboratory, ETRI, Korea), Ki-seok Jang (Superintelligence Creative Laboratory, ETRI, Korea), Jin-hyuk Oh (Superintelligence Creative Laboratory, ETRI, Korea), Ji-Eun Jung (Superintelligence Creative Laboratory, ETRI, Korea), Ga-Eun Lee (Superintelligence Creative Laboratory, ETRI, Korea), Seong-Cheol Kim (Hanbat National Univeristy, Korea), Yong-Sung Eom (Superintelligence Creative Laboratory, ETRI, Korea), and Kwang-Seong Choi (Superintelligence Creative Laboratory, ETRI, Korea)

Mechanical and Electrical Evaluation of Materials for High Temperature Applications on Low CTE AlN Ceramic Substrates 1275
Mousa Al-Zanina (The State University of New York, USA), Erik Busse (The State University of New York, USA), Riadh Al-Haidari (The State University of New York, USA), Emuobosan Enakerakpo (The State University of New York, USA), Stephen Gonya (The State University of New York, USA), Anju Sharma (The State University of New York), Mohammed Alhendi (The State University of New York, USA), Mark Poliks (The State University of New York, USA), David Lin (GE Global Research, USA), Cathleen Hoel (GE Global Research, USA), David Shaddock (GE Global Research, USA), Linda Boyd (GE Global Research, USA), and Sreya Paladugu (GE Global Research, USA)

Analysis and Optimization of Multi-Channel E-Mode AlGaN/GaN Trigate FinFET for Vertical Power Delivery with Embedded Power Converters 1282
Ayoub Sadeghi (University of Illinois Chicago, USA) and Inna Partin-Vaisband (University of Illinois Chicago, USA)

Session 32: Design, Materials, Metrology & Standards for Next Generation Interconnections

Process Development and Characteristics of Small-Diameter (<3 μm), Cobalt-Filled Through Silicon Vias (TSVs) for High-Density 3D Chip Stacking 1290
Xinyi Zhang (Purdue University, USA), Shuhang Lyu (Purdue University, USA), Thomas E. Beechem (Purdue University, USA), and Tiwei Wei (Purdue University, USA)

Are Voids Restricted to Cu-Cu Bonding Interface? Truth Revealed by Conversion Electron Yield-Scanning Transmission X-ray Microscopy 1296
Murugesan Mariappan (Tohoku Univ., Japan), Shohei Yamashita (High Energy Accelerator Research Organization (KEK), Japan), and Takafumi Fukushima (Tohoku University, Japan)

Ultra-Fast Cu/Polymer Hybrid Bonding with Electroless Passivation Layer for Cost-Effective High I/O Interconnection Stacking 1302
Yu-Lun Liu (National Yang Ming Chiao Tung University, Taiwan), Tzu-Yu Chen (National Yang Ming Chiao Tung University, Taiwan), Kazuaki Ebisawa (Tokyo Ohka Kogyo Co., LTD, Japan), Makiko Irie (Tokyo Ohka Kogyo Co., LTD, Japan), Chun-Ta Li (National Yang Ming Chiao Tung University, Taiwan), Jia-Rui Lin (National Yang Ming Chiao Tung University, Taiwan), Yi-Hsuan Chen (National Yang Ming Chiao Tung University, Taiwan), Ya-Chien Chuang (Tokyo Ohka Kogyo Co., LTD, Japan), Hsiao-Wei Yeh (Tokyo Ohka Kogyo Co., LTD, Japan), Satoshi Fujimura (Tokyo Ohka Kogyo Co., LTD, Japan), and Kuan-Neng Chen (National Yang Ming Chiao Tung University, Taiwan)

X64 UCIe Chiplet Interconnection at 32 GT/s on a Silicon Core Substrate 1308
Steven Verhaverbeke (Applied Materials Inc., USA), Han-Wen Chen (Applied Materials Inc., USA), Seann Ayers (Applied Materials Inc., USA), and Farhang Yazdani (BroadPak, Corp., USA)

Study of High-Density Optical Redistribution Layer Enabling Advanced Chiplet Edge Bandwidth Density on Active Optical Package Substrate 1313
Akihiro Noriki (National Institute of Advanced Industrial Science and Technology (AIST), Japan), Fumi Nakamura (National Institute of Advanced Industrial Science and Technology (AIST), Japan), Satoshi Suda (National Institute of Advanced Industrial Science and Technology (AIST), Japan), Tadashi Murao (National Institute of Advanced Industrial Science and Technology (AIST), Japan), Haruhiko Kuwatsuka (National Institute of Advanced Industrial Science and Technology (AIST), Japan), and Takeru Amano (National Institute of Advanced Industrial Science and Technology (AIST), Japan)

A Study About Bonding Properties with Multilayer Porous Structures for Fine Pitch Interconnection 1318
Takuma Nakagawa (Mitsubishi Materials Corporation, Japan), Daiki Furuyama (Mitsubishi Materials Corporation, Japan), Takuma Katase (Mitsubishi Materials Corporation, Japan), and Sho Nakagawa (Mitsubishi Materials Corporation, Japan)

Massive Orthogonal Stacking Assembly of IC (MOSAIC) Cube with Inductive Coupling for Exascale Memory Applications 1324
Masaya Kawano (The University of Tokyo, Japan), Yuki Mitarai (The University of Tokyo, Japan), Hiroyuki Hashimoto (Tohoku University, Japan), Takafumi Fukushima (Tohoku University, Japan), Hiroshi Hosokawa (EBARA Corporation, Japan), Jumpei Fujikata (EBARA Corporation, Japan), Hiroshi Kikuchi (Yamaha Robotics Holdings Co., Ltd., Japan), Mototsugu Hamada (The University of Tokyo, Japan), Tadahiro Kuroda (The University of Tokyo, Japan), and Atsutake Kosuge (The University of Tokyo, Japan)

Session 33: Innovative Interconnects and Through Via Technology for 3D Packaging

Direct Bonding of Porous Cu Bumps Fabricated using Gas Treatment of Cu-Sn Bumps .... N/A
Zilin Wang (Tsinghua University, China), Wenjie Zhao (Tsinghua University, China), Ziqing Wang (Tsinghua University, China), Xiuyu Shi (Tsinghua University, China), and Zheyao Wang (Tsinghua University, China)

Enabling 10 µm Die-to-Die Pad Pitch in Flexible Fan-Out with TrueAdaptTM 1337
Golam Sabbir (UCLA, USA), Henry Sun (UCLA, USA), and Subramanian S. Iyer (UCLA, USA)

Novel Thick Dry Film Photoresist and Process Optimization for High-Aspect Cu Pillar Patterning 1342
Hajime Furutani (Asahi Kasei Corporation, Japan), Junya Kosaka (Asahi Kasei Corporation, Japan), Masatoshi Ikemi (Asahi Kasei Corporation, Japan), Masayuki Kishino (Asahi Kasei Corporation, Japan), and Masaya Toba (Asahi Kasei Corporation, Japan)

Study of 2 x 4 µm Pitch Capsule Shaped TSVs and 2 ìm Pitch TSVs in WoWoW Integration 1347
Masaki Haneda (Sony Semiconductor Solutions Corporation, Japan), Takuhiro Miyawaki (Sony Semiconductor Solutions Corporation, Japan), Yukari Fukumizu (Sony Semiconductor Solutions Corporation, Japan), Kosei Kubota (Sony Semiconductor Solutions Corporation, Japan), Keigo Ono (Sony Semiconductor Solutions Corporation, Japan), Tatsumasa Hiratsuka (Sony Semiconductor Solutions Corporation, Japan), Kan Shimizu (Sony Semiconductor Solutions Corporation, Japan), Yoshihisa Kagawa (Sony Semiconductor Solutions Corporation, Japan), and Hayato Iwamoto (Sony Semiconductor Solutions Corporation, Japan)

Bottom-Up Electrodeposition of Small Diameter, High Aspect Ratio Nanotwinned Copper-Filled Through-Silicon Vias for Ultra High-Density 3D Integration 1353
Yuchen Bao (Purdue University, USA), Shuhang Lyu (Purdue University, USA), and Tiwei Wei (Purdue University, USA)

Dry Film Photo-Imageable Dielectric Enabling Glass Core Substrate TGV Filling and Build-Up.... 1358
Yaming Jiang (DuPont Electronics & Industrial, USA), Patrick Huang (DuPont Electronics & Industrial, R.O.C), Jason Chuang (DuPont Electronics & Industrial, R.O.C), George Yen (DuPont Electronics & Industrial, R.O.C), Zhou Lu (DuPont Electronics & Industrial, USA), Colin Hayes (DuPont Electronics & Industrial, USA), Chris Gilmore (DuPont Electronics & Industrial, USA), LiYen Lin (DuPont Electronics & Industrial, R.O.C), Jeng-Ting Li (Unimicron Hsinchu, R.O.C.), Wei-Tse Ho (Unimicron Hsinchu, R.O.C.), Chi-Hai Kuo (Unimicron Hsinchu, R.O.C.), Bruce P Lin (Unimicron Hsinchu, R.O.C.), Cheng-Ta Ko (Unimicron Hsinchu, R.O.C.), Mike Ma (Unimicron Hsinchu, R.O.C.), and Eugene Lee (DuPont Electronics & Industrial, USA)

Development of Via-First TSV and Backside Interconnect Process for Large-Scale Superconducting Quantum Annealing Circuits 1363
Naoya Watanabe (National Institute of Advanced Industrial Science and Technology (AIST), Japan), Yuuki Araga (National Institute of Advanced Industrial Science and Technology (AIST), Japan), Ayuka Morioka (NEC Corporation, Japan), Kunihiko Ishihara (NEC Corporation, Japan), Tomohiro Nishiyama (NEC Corporation, Japan), and Katsuya Kikuchi (National Institute of Advanced Industrial Science and Technology (AIST), Japan)

Session 34: Reliability of Interconnects in Advanced Packaging

Impact of Current Stressed SAC305 and Sn-Bi Interconnect Anode and Cathode Side Thermo-Mechanical Stability 1369
Tae-Kyu Lee (Cisco Systems, USA), Yujin Park (Cisco Systems, USA), Gnyaneshwar Ramakrishna (Cisco Systems, USA), Young-Woo Lee (MK Electron, Korea), Hui-Joong Kim (MK Electron, Korea), Seul-Gi Lee (MK Electron, Korea), and Choong-Un Kim (University of Texas, USA)

Improved Understanding of Electromigration Under AC Loads Impacting Microstructure and Reliability of SAC Solder Interconnects 1375
Hariram Mohanram (University of Texas at Arlington, USA), Yiram Kim (United Test and Assembly Center, Ltd., USA), Choong-Un Kim (University of Texas at Arlington, USA), Sylvester Ankamah-Kusi (Texas Instruments Inc., USA), Patrick Thompson (Texas Instruments Inc, USA), and Qiao Chen (Texas Instruments Inc, USA)

Deterioration of Electromigration Reliability in Microbumps Due to Severe Side Wall Wetting 1381
Yifan Yao (City University of Hong Kong, Hong Kong), Yuanxing Duan (City University of Hong Kong, Hong Kong), Songpeng Zhao (Wuhan University, China), Yuxuan An (City University of Hong Kong, Hong Kong), Yuzheng Guo (Wuhan University, China), K. N. Tu (City University of Hong Kong, Hong Kong), and Yingxia Liu (City University of Hong Kong, Hong Kong)

Prediction of Effects of Bi-Addition in SnAgCu Solders on High Strain Rate Properties 1386
Vishal Mehta (Auburn University, USA), Pradeep Lall (Auburn University, USA), Jeffrey Suhling (Auburn University, USA), and David Locker (US Army CCDC-AvMC, AL)

Low Temperature Solder Reliability Study for Photonics Packages 1394
Nokibul Islam (STATS ChipPAC, Ltd., CA), Cheng Yang (STATS ChipPAC Inc), Wallace Zong (JCET Group Co., Ltd., China), and Delong Qiu (Jiashan Fudan Institute, China)

Challenges and Solutions in Measuring Copper-Polymer Interfacial Adhesion Strength in Advanced Packaging 1399
Wu-Lung Wang (Advanced Semiconductor Engineering, Inc., Taiwan),
Hsin-Chih Shih (Advanced Semiconductor Engineering, Inc., Taiwan),
ChinYeh Huang (Advanced Semiconductor Engineering, Inc., Taiwan),
Dylan Huang (Advanced Semiconductor Engineering, Inc., Taiwan),
Chin-Li Kao (Advanced Semiconductor Engineering, Inc., Taiwan),
Chen-Chao Wang (Advanced Semiconductor Engineering, Inc., Taiwan), and
Chih-Pin Hung (Advanced Semiconductor Engineering, Inc., Taiwan)

Influence of Doping on the Electromigration Performance of SAC Solder Alloys on BGA Components 1405
Karthik Arun Deo (Binghamton University, USA), Junbo Yang (Binghamton University, USA), Yangyang Lai (Binghamton University, USA), Dalei Yang (Binghamton University, USA), and S B Park (Binghamton University, USA)

Session 35: High -Performance Antenna and RF Design

3D Vertical Glass Stacking for 6G Communications - Interconnect Fabrication and Broadband Characterization 1412
Xingchen Li (Georgia Institute of Technology, USA), Lakshmi Narasimha Vijay Kumar (Georgia Institute of Technology, USA), and Madhavan Swaminathan (Pennsylvania State University, USA; Georgia Institute of Technology, USA)

Multidisciplinary Design Optimization of High-Speed Ceramic LCCC Package Through Automated FEA Simulation 1417
Li Jiang (Texas Instruments Inc., USA), Guangxu Li (Texas Instruments Inc., USA), Jie Chen (Texas Instruments Inc., USA), Junyan He (Ansys Inc., USA), Rajen Murugan (Texas Instruments Inc., USA), Muhammad Khan (Texas Instruments Inc., USA), Adarsh Chaurasia (Ansys Inc., USA), and Jeff Thayer (Ansys Inc., USA)

On-Chip Shoelace Fully Integrated Inductor 1424
Yushu Zhao (McGill University, Canada), Yousef Safari (McGill University, Canada), and Boris Vaisband (University of California, Irvine, USA)

Terahertz 300GHz Antenna in Package for 6G Applications 1432
*M. Sun (Agency for Science, Technology and Research (A*STAR), Republic of Singapore) and T.G. Lim (Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Integration of D-Band 140 GHz III-V Components Transceiver in Embedding PCB-Based Technology 1436
Tekfouy Lim (Fraunhofer Institute for Reliability and Microintegration IZM, Germany), Stefan Kosmider (Fraunhofer Institute for Reliability and Microintegration IZM, Germany), Kavin Senthil Murugesan (Fraunhofer Institute for Reliability and Microintegration IZM, Germany), Thi Huyen Le (Fraunhofer Institute for Reliability and Microintegration IZM, Germany), Marius van Dijk (Fraunhofer Institute for Reliability and Microintegration IZM, Germany), Johannes Jaeschke (Fraunhofer Institute for Reliability and Microintegration IZM, Germany), Ivan Ndip (Fraunhofer Institute for Reliability and Microintegration IZM, Germany), and Ulrike Ganesh (Fraunhofer Institute for Reliability and Microintegration IZM, Germany)

Designing Antennas and RF Components at 110-330 GHz using IPD Technology 1441
Muhammad Ibrahim (University of Oulu, Finland), Kimmo Rasilainen (University of Oulu, Finland), Jan Saijets (VTT Technical Research Centre of Finland Ltd.), Pekka Rantakari (VTT Technical Research Centre of Finland Ltd.), Aarno Pärssinen (University of Oulu, Finland), and Marko E. Leinonen (University of Oulu, Finland)

G-Band Micromachined 4x1 & 8x1 Crossed Linear Array Antennas 1449
Alexander Wilcher (University of Florida, USA), Shreya Sahai (University of Florida, USA), Payman Pahlavan (University of Florida, USA), Alex Phipps (Naval Information Warfare Center (NIWC), USA), Jia Chieh (Naval Information Warfare Center (NIWC), USA), David Arnold (University of Florida, USA), and Yong-Kyu Yoon (University of Florida, USA)

Session 36: Modeling Driven Packaging and Process Advancements

Warpage Simulation and Experimental Validation of The X-Dimension Fan-Out Integration-Bridge Wafer Level Packaging Process 1454
Jian Cheng (JCET Group, China), Liping Zhu (JCET Group, China), Boping Wu (JCET Group, China), Cheng Yang (JCET Group, China), and Haijie Chen (JCET Group, China)

Multi-Layer Sequential Fabrication and Mechanics-Based Model of Glass-Core Packages with Embedded Dies 1460
Alexander R. King (Georgia Institute of Technology, USA), Kaushik Godbole (Georgia Institute of Technology, USA), Mohanalingam Kathaperumal (Georgia Institute of Technology, USA), Kyoung-Sik Jack Moon (Georgia Institute of Technology, USA), Muhannad Bakir (Georgia Institute of Technology, USA), and Suresh K. Sitaraman (Georgia Institute of Technology, USA)

A Novel Fracture Mechanics Technique on Studying Passivation Crack Behavior for Advanced Si Package with Aluminum Redistribution Layer (Al-RDL) Routing 1468
Kuo-Chin Chang (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Shao-Chen Tseng (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Chieh-Hao Hsu (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Wei-Hsiang Tu (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Chang-Fu Han (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Jyun-Lin Wu (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Mirng-Ji Lii (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Cheng-Sian Chen (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), Kathy Yan (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.), and Jun He (Taiwan Semiconductor Manufacturing Company, Ltd., R. O. C.)

Interface Reliability of Advanced Packaging Under Sequential Stresses of High-Temperature and Temperature-Humidity in Automotive Environments 1475
Aathi Pandurangan (Auburn University, USA), Padmanava Choudhury (Auburn University, USA), Madhu Kasturi (Auburn University, USA), Pradeep Lall (Auburn University, USA), and Jeff Suhling (Auburn University, USA)

Design and Manufacture of Integrated Passive Devices in Coreless Package Substrates for Power Applications 1483
Sylvester Ankamah-Kusi (Texas Instruments, Inc., USA), Guangxu Li (Texas Instruments, Inc., USA), Jonathan Noquil (Texas Instruments, Inc., USA), Ayi Calma (Texas Instruments, Inc., Philippines), Rajen Murugan (Texas Instruments, Inc., USA), and Jason Colte (Texas Instruments, Inc., Philippines)

Simulation of Mechanical Cu Pad Expansion Mechanism and Measures to Increase Expansion 1488
Takaaki Hirano (Sony Semiconductor Solutions Corporations, Japan), Taichi Yamada (Sony Semiconductor Solutions Corporations, Japan), Yuriko Yamano (Sony Semiconductor Solutions Corporations, Japan), Naoki Komai (Sony Semiconductor Solutions Corporations, Japan), Takumi Onodera (Sony Semiconductor Solutions Corporations, Japan), Yukako Ikegami (Sony Semiconductor Solutions Corporations, Japan), Shoji Kobayashi (Sony Semiconductor Solutions Corporations, Japan), Yoshiya Hagimoto (Sony Semiconductor Solutions Corporations, Japan), and Hayato Iwamoto (Sony Semiconductor Solutions Corporations, Japan)

Assessing Solder Joint Reliability Under Multi-Shock Loading by a Cohesive Zone Approach with Irreversible Damage Progression 1493
Krishna Kiran Talamadupula (Sandisk Technologies, Inc., USA), Ning Ye (Sandisk Technologies, Inc., USA), and Bo Yang (Sandisk Technologies, Inc., USA)

Interactive Presentations 1

Temperature Experiments for A 3D-Printed Encapsulated Thermal MEMS Wind Sensor Under Low Pressure .... N/A
Sicun Duan (Southeast University, China), Zongyuan Cao (Southeast University, China), Zhenxiang Yi (Southeast University, China), Ming Qin (Southeast University, China), and Qing-An Huang (Southeast University, China)

Deep Learning Enhanced Thermal Simulation for Efficient Semiconductor Layout Design using Thermal Twin 1506
*Bin He (Agency for Science, Technology & Research (A*STAR), Singapore), Weiyang Miao (Nanyang Technological University, Singapore), and Gongyue Tang (Agency for Science, Technology & Research (A*STAR), Singapore)*

Architecting the Thermal Dissapation and Power Delivery for Large-Scale Systems and Experimental Demonstration of the Segmented Cooling for Silicon Thermal Dielets With a Power Density of 1 W/mm2 1512
Haoxiang Ren (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS)), Ben Yang (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS)), Naarendharan Sundaram (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS)), Dongkai Shangguan (Thermal Engineering Associates,Inc.), Timothy Fisher (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS)), and Subramanian Iyer (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS))

Corrosion Analysis of the Electrode Coating in Film Capacitors for Power Electronics Applications 1518
Sandy Klengel (Fraunhofer IMWS, Germany), Robert Klengel (Fraunhofer IMWS, Germany), Carola Klute (Fraunhofer IMWS, Germany), and Bolko Mühs-Portius (Fraunhofer IMWS, Germany)

Electromigration Lifetime Improvement of Ball Grid Array Solder Joints for High Performance Computing Applications 1523
Vishnu Shukla (University of Central Florida, USA), Andrea Molina Moreno (University of Central Florida, USA), Omar Ahmed (Juniper Networks, USA), Matthew Ally (University of Central Florida, USA), Cameron Drewes (University of Central Florida, USA), Miftahul Nabila (University of Central Florida, USA), Phoebe Cook (University of Central Florida, USA), Kaitlyn Munoz (University of Central Florida, USA), Jeng Hau Huang (National Taiwan University, Taiwan), Nicholas Rudawski (University of Florida, USA), Peng Su (Juniper Networks, USA), Leif Hutchinson (Juniper Networks, USA), Valery Kugel (Juniper Networks, USA), Bernard Glasauer (Juniper Networks, USA), and Tengfei Jiang (University of Central Florida, USA)

Interconnect Reliability for Single-Step Sintered Die Stack 1529
Nikhil Gupta (TU Delft, The Netherlands), Guoqi Zhang (TU Delft, The Netherlands), Sebastian Quednau (Nanowired GmbH, Germany), Sandy Klengel (Fraunhofer IMWS, Germany), Robert Klengel (Fraunhofer IMWS, Germany), Robin Simpson (Nexperia, United Kingdom), René Poelma (Nexperia, The Netherlands), Nick Liu (Nexperia, The Netherlands), Sebastian Fritzsche (Heraeus Electronics, Germany), and Frank Krüeger (Heraeus Electronics, Germany)

Comparison of Mechanical Response and Failure Characteristics of Selected High-Temperature Solder Alloys 1536
Sean Y. Lai (Purdue University), Lijia Xie (Purdue University), David N. Halbrooks (Purdue University), Morgana Ribas (MacDermid Alpha), John Blendell (Purdue University), Carol Handwerker (Purdue University), and Ganesh Subbarayan (Purdue University)

Rapid Estimation of Anisotropic Thermal Conductivity in RDL for 2.5D Chiplet Design 1541
*Yangfan Li (Agency for Science, Technology and Research (A*STAR), Singapore), Jun Liu (Agency for Science, Technology and Research (A*STAR), Singapore), Dingjie Lu (Agency for Science, Technology and Research (A*STAR), Singapore), Wenzu Zhang (Agency for Science, Technology and Research (A*STAR), Singapore), Richard Xian-Ke Gao (Agency for Science, Technology and Research (A*STAR), Singapore), Enxiao Liu (Agency for Science, Technology and Research (A*STAR), Singapore), Mihai D. Rotaru (Agency for Science, Technology and Research (A*STAR), Singapore), Dutta Rahul (Agency for Science, Technology and Research (A*STAR), Singapore), and N. Sridhar (Agency for Science, Technology and Research (A*STAR), Singapore)*

A Novel Methodology for Characterizing and Validating Viscoelastic and Thermal Expansion Properties of Polymer Films 1547
Hung-Yun Lin (Texas Instruments, Inc., USA) and Alexander Gamez (Texas Instruments, Inc., USA)

Enhancing Reliability of Multi-Chip Modules by using the Reinforcement Mechanisms of Side-Fill Technology 1554
Chang-Chun Lee (National Tsing Hua University, Taiwan), Kai-Cheng Lin (National Tsing Hua University, Taiwan), Shen-Yu Yang (Wistron NeWeb Corporation, Taiwan), Chao-Chieh Chan (Wistron NeWeb Corporation, Taiwan), Chun-Wei Wang (Wistron NeWeb Corporation, Taiwan), and Yu-Ju Chen (Wistron NeWeb Corporation, Taiwan)

Characterization of Mechanical behavior of Porous Conductive PDMS-CNT/Graphene based Foams under Multidirectional Strain for Flexible/Stretchable Electronics 1558
Nathan S. Morgan (University of Alabama in Huntsville (UAH), USA) and Nicholas J. Ginga (University of Alabama in Huntsville (UAH), USA)

Leveraging Artificial Intelligence to Enable High-Fidelity Modeling of Substrate Thermo-Mechanical Behavior 1564
Mitchell I Page (Intel Corporation, USA), Raquel de Souza Borges Ferreira (Intel Corporation, USA), Edvin Cetegen (Intel Corporation, USA), Doruk Aksoy (Intel Corporation, USA), and Nicholas Haehn (Intel Corporation, USA)

Artificial Intelligence-Based Warpage Prediction Model for Accelerating Thermo-Mechanical Simulation in Advanced Packaging 1570
Jungeon Lee (Sungkyunkwan University, Republic of Korea), Sun-Woo Lee (Korea Advanced Institute of Science and Technology, Republic of Korea), Taek-Soo Kim (Korea Advanced Institute of Science and Technology, Republic of Korea), and Daeil Kwon (Sungkyunkwan University, Republic of Korea)

Fast and Accurate Machine Learning Prediction of Back-End-Of-Line Thermal Resistances in Backside Power Delivery and Chiplet Architectures 1577
Prabudhya Roy Chowdhury (IBM Research, USA), Aakrati Jain (IBM Research, USA), Dureseti Chidambarrao (IBM Research, USA), Kartik Acharya (IBM Infrastructure – Electronic Design Automation, USA), and Atsushi Ogino (IBM Infrastructure, USA)

A Flexible and Scalable Thermal Test Vehicle Design for Electronics Cooling Solutions 1583
Logan Horowitz (University of California, Berkeley), S. Tahmid Mahbub (University of California, Berkeley), Jiarui Zou (University of California, Berkeley), and Robert C. N. Pilawa-Podgurski (University of California, Berkeley)

An Effective 3D Thermal Network Integrated with Deep Learning for Improved Prediction of the 3D Thermal Properties of Complex Packaging Patterns 1589
Jeong-Hyeon Park (Sungkyunkwan University, Republic of Korea), Jaechoon Kim (Samsung Electronics Co., Ltd, Republic of Korea), Sukwon Jang (Samsung Electronics Co., Ltd, Republic of Korea), Sungho Mun (Samsung Electronics Co., Ltd, Republic of Korea), and Eun-Ho Lee (Sungkyunkwan University, Republic of Korea)

Thermal Analysis and Design Guideline of Massive Orthogonal Stacking Assembly of IC (MOSAIC) Cube with Bump Connection Enabling SoC-DRAM Direct Stacking 1595
Hung-Chih Huang (The University of Tokyo, Japan), Yuki Mitarai (The University of Tokyo, Japan), Masaya Kawano (The University of Tokyo, Japan), Mototsugu Hamada (The University of Tokyo, Japan), and Atsutake Kosuge (The University of Tokyo, Japan)

Raman and X-ray Imaging Based Thermo-Mechanical Characterization of Metal-Embedded Chip Assembly 1601
Faharia Hasan Bhuiyan (Purdue University, USA), Haohan Guo (Purdue University, USA), Christina Seeholzer (HRL Laboratories, USA), Clayton Tu (HRL Laboratories, USA), Hasan Sharifi (HRL Laboratories, USA), and Shubhra Bansal (Purdue University, USA)

GA-NN and Explainable AI for IC Packaging Warpage Optimization: A Case Study on Product Feature 1609
Yan-Cheng Lin (National Cheng Kung University, Taiwan), Tang-Yuan Chen (Advanced Semiconductor Engineering, Inc., Taiwan), Chen-Chao Wang (Advanced Semiconductor Engineering, Inc., Taiwan), Chih-Pin Hung (Advanced Semiconductor Engineering, Inc., Taiwan), I-An Shou (National Cheng Kung University, Taiwan), and Hung-Kai Wang (National Cheng Kung University, National Tsing Hua University, Taiwan)

A Computational Framework to Predict the Maximum Possible Warpage Due to Package-to-Package Variations 1615
Sharan Kishore (NXP Semiconductors, USA), Sandeep Shantaram (Independent Researcher, India), Bernd Buttner (Ansys, Germany), and Rene Kallmeyer (Ansys, Germany)

Thermal Characterization of HBMs Integrated via Hybrid Bonding 1621
*Huicheng Feng (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Yong Han (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Gongyue Tang (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Ling Xie (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Vasarla Nagendra Sekhar (Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

An Efficient Data Augmentation and Semantic Segmentation Framework for 3D Defect Detection of HBMs 1628
*Yang Yu (A*STAR, Singapore), Jie Wang (A*STAR, Singapore), Richard Chang (A*STAR, Singapore), Ser Choong Chong (A*STAR, Singapore), Ramanpreet Singh Pahwa (A*STAR, Singapore), and Xulei Yang (A*STAR, Singapore)*

Warpage Control Mechanism Study of Stiffener on AI Chip IC Packaging .... N/A
Wei Gong (Intel Corporation, USA), Shaoyin Guo (Intel Corporation, USA), Shaojuan Yu (Intel Corporation, USA), Cih Cheng (Intel Corporation, USA), Berkan Alanbay (Intel Corporation, USA), Babak Ashourirad (Intel Corporation, USA), Taylor Gaines (Intel Corporation, USA), Hailan Gong (Intel Corporation, China), Chong Jia (Intel Corporation, China), and Tsgereda H Alazar (Intel Corporation, USA)

Digital Design of Inter-Die Gap Fill Dielectric Film Processing for C2W Hybrid Bonding using Finite Element Modelling 1644
*Sasi Kumar Tippabhotla (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Mishra Dileep Kumar (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Vasarla Nagendra Sekhar (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Cheemalamarri Hemanth Kumar (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), B.S.S. Chandra Rao (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Vempati Srinivasa Rao (Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Mitigation of Wafer-to-Wafer Bonding Distortions Through Accelerated Simulations and Measurements 1650
Oguzhan Orkut Okudur (imec, Belgium), Serena Iacovo (imec, Belgium), Shuo Kang (imec, Belgium), Deewakar Sharma (imec, Belgium), Mario Gonzalez (imec, Belgium), and Eric Beyne (imec, Belgium)

Interactive Presentations 2

Flexible Glass Electrical Characterization using Aerosol Jet Printing 1656
Ethan Kepros (Michigan State University, USA), Bhargav Avireni (Michigan State University, USA), Sambit Kumar Ghosh (Michigan State University, USA), and Premjeet Chahal (Michigan State University, USA)

Bio-Packaging Development of a Wearable Fluidic Monitoring System for Improved Blood Glucose Management in Critically Ill Diabetic Patients .... N/A
*Rui Qi Lim (Agency for Science, Technology and Research (A*STAR), Singapore), James Yap Ven Wee (Agency for Science, Technology and Research (A*STAR), Singapore), and Ming-Yuan Cheng (Agency for Science, Technology and Research (A*STAR), Singapore)*

Parasitic Extraction and Signal Integrity Analysis of Memristor-Based Crossbar Arrays for Neuromorphic Computing 1665
Tahsin Binte Shameem (University of Illinois at Urbana-Champaign, USA), Hanzhi Ma (Zhejiang University, China), Yi Zhou (University of Illinois at Urbana-Champaign, USA), Zohreh Salehi (University of Illinois at Urbana-Champaign, USA), and José E. Schutt-Ainé (University of Illinois at Urbana-Champaign, USA)

Broadband Optical Engine System Integration by Wafer Level Process in HPC/AI Era 1672
K.H. Lo (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), Y.R. Liang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), T.W. Chen (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), Edward Lin (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), S.W. Liang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), J.Y. Gene Wu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), C.J. Wang (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), S.W. Lu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), H.K. Chiu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), Harry Hsia (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), K.C. Yee (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C), and Douglas C.H. Yu (Taiwan Semiconductor Manufacturing Company, Ltd., R.O.C)

Cost-Effective Package Design for a Chiplet Interfaces on Organic Substrates using Low Cost Design Rules 1676
Chungju Kim (LG Electronics, South Korea), Taisik Yang (LG Electronics, South Korea), and Yongseok Kang (LG Electronics, South Korea)

Signal and Power Integrity Optimization using Novel Bridge Die and Copper Post Interconnect Design in 2.xD Packaging for Wide I/O Applications 1680
Youngeun Na (R&D Center, HANA Micron Inc., Republic of Korea), Soo Jeong Kim (R&D Center, HANA Micron Inc., Republic of Korea), Yeon Ji Shin (R&D Center, HANA Micron Inc., Republic of Korea), Hong Seok Kim (R&D Center, HANA Micron Inc., Republic of Korea), Seung Chul Yang (R&D Center, HANA Micron Inc., Republic of Korea), Seong Woo Im (R&D Center, HANA Micron Inc., Republic of Korea), SangYul Ha (Myongji University, Republic of Korea), Woojin Lee (Swevenz Inc., Republic of Korea), Sang Yeul Yeum (R&D Center, HANA Micron Inc., Republic of Korea), and Jae-Sung Lim (R&D Center, HANA Micron Inc., Republic of Korea)

Systematic Crosstalk Reduction Methods towards PCIe 7.0 PAM4 Transmission on Lopro FPIO Connectors 1686
Kewei Song (University of Illinois Urbana, USA), Yulin He (University of Illinois Urbana, USA), Milton Feng (University of Illinois Urbana, USA), and Joseph Wang (Foxconn Interconnect Technology Inc., USA)

A Dual Mode Brillouin/Low-Frequency Raman Spectroscopy Microscope for Local Mechanical Property Imaging for Semiconductor Packaging Materials 1694
Sebastian Engmann (Theiss Research, USA; National Institute of Standards and Technology, USA), ndrew J. Gayle (National Institute of Standards and Technology, USA), Stian K. Romberg (National Institute of Standards and Technology, USA), Christopher L. Soles (National Institute of Standards and Technology, USA), and Chris A. Michaels (National Institute of Standards and Technology, USA)

Packaging and Integration of Multifunctional Brain Computer Interface 1702
Ziqi Jia (University of Florida, USA), Ariel David Cerpa (University of Florida, USA), Gloria J. Kim (University of Florida, USA), and Yong-Kyu Yoon (University of Florida, USA)

A K-Band Circularly Polarized Antenna for Short-Range Communication Applications 1706
Mohd Masadeh (Oakland University, USA) and Amanpreet Kaur (Oakland University, USA)

Design Enablement Methodology for 3D Stacked RF Systems 1710
*Raju Mani (Technology and Research (A*STAR), Republic of Singapore), Dutta Rahul (Technology and Research (A*STAR), Republic of Singapore), Tengiz Svimonishvili (Technology and Research (A*STAR), Republic of Singapore), Mihai D. Rotaru (Technology and Research (A*STAR), Republic of Singapore), and Vignesh Shanmugam Bhaskar (Technology and Research (A*STAR), Republic of Singapore)*

Leveraging Advanced Packaging for IP Protection in Heterogeneous AI Hardware 1716
Md Saad Ul Haque (University of Florida, USA), Jingbo Zhou (University of Florida, USA), Farimah Farahmandi (University of Florida, USA), and Mark M. Tehranipoor (University of Florida, USA)

A Compact Dual Band (28/39 GHz) 1x4 Antenna Array Design with Frequency Selective Surface-Base (FSS) for 5G AiP Applications 1723
Sheng-Chi Hsieh (Advanced Semiconductor Engineering (ASE), Inc., Taiwan), Hong-Sheng Huang (Advanced Semiconductor Engineering (ASE), Inc., Taiwan), Wen-Chun Hsiao (Advanced Semiconductor Engineering (ASE), Inc., Taiwan), Chen-Chao Wang (Advanced Semiconductor Engineering (ASE), Inc., Taiwan), and Chih-Pin Hung (Advanced Semiconductor Engineering (ASE), Inc., Taiwan)

Large-Scale Spaceborne Deployable Active Phased-Array Antenna Design Using Rigid-Flex Boards for LEO Satellite Constellation 1728
Hiroki Hayashi (Institute of Science Tokyo, Japan), Yasuto Narukiyo (Institute of Science Tokyo, Japan), Delburg Mitchao (Institute of Science Tokyo, Japan), Sena Kato (Institute of Science Tokyo, Japan), Takeshi Ota (Institute of Science Tokyo, Japan), Keito Yuasa (Institute of Science Tokyo, Japan), Xiaolin Wang (Institute of Science Tokyo, Japan), Jill Mayeda (Institute of Science Tokyo, Japan), Hiraku Sakamoto (Institute of Science Tokyo, Japan), Kenichi Okada (Institute of Science Tokyo, Japan), and Atsushi Shirane (Institute of Science Tokyo, Japan)

A 6G Terahertz 256-Element Dual-Polarized MIMO Antenna Array with Low-Profile and Broadband 1735
Xin Zhang (Chinese Academy of Sciences, China), Yuxiang Zheng (Chinese Academy of Sciences, China), Fengze Hou (Chinese Academy of Sciences, China), and Qidong Wang (Chinese Academy of Sciences, China)

Time-Efficient Eye-Opening Estimation Method for High-Bandwidth Memory Interface Design with Equalizers 1740
Joonhyun Kim (Samsung Electronics, Co. Ltd, South Korea), Sungwook Moon (Samsung Electronics, Co. Ltd, South Korea), and Yongho Lee (Samsung Electronics, Co. Ltd, South Korea)

Machine Learning-Optimized Metasurface Matching Layer for Enhanced Deep Fat Sensing using PDMS and Copper Tape 1745
Alfredo Bayu Satriya (University of Florida, USA), Myles Joshua Toledo Tan (University of Florida, USA), James Overmeyer (University of Florida, USA), Panayiotis V. Benos (University of Florida, USA), and Yong-Kyu Yoon (University of Florida, USA)

Prediction of Cross Section Images and Optimization of Processes with Neural Network 1751
Kohei Motojima (TAIYO HOLDINGS CO., LTD., Japan), Hayato Sugiyama (TAIYO HOLDINGS CO., LTD., Japan), Kaede Ameyama (TAIYO HOLDINGS CO., LTD., Japan), and Chiho Ueta (TAIYO HOLDINGS CO., LTD., Japan)

AI-Driven Automatic Routing for UCIe Bridge with Heterogeneous Configurations in Advanced System-in-Package 1757
*Weiyang Miao (Nanyang Technological University, Singapore), Chuan Seng Tan (Nanyang Technological University, Singapore), Wang Ling Goh (Nanyang Technological University, Singapore), Mani Raju (Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Mihai D. Rotaru (Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Additive Manufacturing of Passive Electronic Components using Aerosol Jet Printing and Reliability Tests for Spaceborne Applications 1765
Abdullah S. Obeidat (The State University of New York, USA), Emuobosan Enakerakpo (The State University of New York, USA), Erik Busse (The State University of New York, USA), Ashraf Umar (The State University of New York, USA), Riadh Al-Haidari (The State University of New York, USA), Mohammad Alhendi (The State University of New York, USA), Mark D. Poliks (The State University of New York, USA), Matthew Erdtmann (Micro-Precision Technologies, Inc., USA), and Adrian Pyke (Micro-Precision Technologies, Inc., USA)

Novel Wireless PVDF-PEDOT:PSS/LIG Based Wearable Multimodal Sensing Platform 1773
Reshmi Banerjee (Florida International Univ., USA), Veeru Jaiswal (Florida International Univ., USA), Ghaleb Saleh Ghaleb Al-Duhni (Florida International Univ., USA), Pulugurtha Markondeya Raj (Florida International Univ., USA), Arinze Okeoma (Florida International Univ., USA), Ramfel Santhos (Florida International Univ., USA), and Wei-Chiang Lin (Florida International Univ., USA)

Quasi-Coaxial Through-Hole Integrated Additively Manufactured Antenna-in-Package Lid Substrates 1779
Nahyeon Kim (Ulsan National Institute of Science and Technology (UNIST), South Korea), Haksoon Jung (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Yurim Choi (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Hyeongjun Kim (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Seongju Kim (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Yongwoo Lee (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea), Yunsik Park (Korea Electronics Technology Institute (KETI), Republic of Korea), Seungyeon Koh (University of Seoul, Republic of Korea), Hyeok Kim (University of Seoul, Republic of Korea), and Jimin Kwon (Ulsan National Institute of Science and Technology (UNIST), Republic of Korea)

Advanced Characterization of the Cure Kinetics of a Liquid Encapsulant 1784
Anthony P. Kotula (National Institute of Standards and Technology, USA), Ran Tao (National Institute of Standards and Technology, USA), Jianwei Tu (National Institute of Standards and Technology, USA), Young Jong Lee (National Institute of Standards and Technology, USA), and Gale A. Holmes (National Institute of Standards and Technology, USA)

Surface Smoothing Based on Au Thin Film Transfer on Rough-Surface AlN Ceramic Substrates for Low-Temperature Bonding 1791
Shintaro Goto (Tohoku University, Japan), Shogo Koseki (Tohoku University, Japan), Kai Takeuchi (Tohoku University, Japan), and Eiji Higurashi (Tohoku University, Japan)

Capping Layers for Enhanced Crystallinity of Single-Crystal Germanium on Insulator in Monolithic 3D ICs 1795
Yu-Ming Pan (National Yang Ming Chiao Tung University, Taiwan), Ching-Lin Chen (National Yang Ming Chiao Tung University, Taiwan), Hao-Tung Chung (National Yang Ming Chiao Tung University, Taiwan), Chiao-Yen Wang (National Yang Ming Chiao Tung University, Taiwan), Nien-Chih Lin (Taiwan Semiconductor Research Institute, Taiwan), Chih-Chao Yang (Taiwan Semiconductor Research Institute, Taiwan), Chang-Hong Shen (Taiwan Semiconductor Research Institute, Taiwan), and Kuan-Neng Chen (National Yang Ming Chiao Tung University, Taiwan)

Novel Optical Chiplet Structure Based on MCeP® 1800
Yuji Furuta (Shinko Electric Industries Co., Ltd., Japan), Motoyuki Fukuhara (Shinko Electric Industries Co., Ltd., Japan), Tatsuaki Denda (Shinko Electric Industries Co., Ltd., Japan), Hisashi Kaneda (Shinko Electric Industries Co., Ltd., Japan), and Tomoharu Fujii (Shinko Electric Industries Co., Ltd., Japan)

Die-to-Die Bonding Development Employing Atomic Layer Deposition to Enable Heterogeneous Integration of Optoelectronic Integrated Circuits 1805
Yi Xuan Yeo (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), Sajay Bhuvanendran Nair Gourikutty (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), Hemanth Kumar Cheemalamarri (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), Ser Choong Chong (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), Eva Leong Ching Wai (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), and Andrew Whye Keong Fong (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore)

Interactive Presentations 3

An Innovative Flux-Less Solder Ball Attachment Technology (FLAT) for Advanced BGA Assembly..... 1811
Dongjin Kim (Korea Institute of Industrial Technology, South Korea), Seonghui Han (Korea Institute of Industrial Technology, South Korea), Sang Eun Han (Korea Institute of Industrial Technology, South Korea), Dong-Gyu Choi (Korea Institute of Industrial Technology, South Korea), Sehoon Yoo (Korea Institute of Industrial Technology, South Korea), Eunchae Kim (Prinsol Co., Ltd, South Korea), and Kwansik Chung (Prinsol Co., Ltd, South Korea)

Technology for Forming Micro Vias Smaller Than 20 μm With Low Surface Roughness on Build-Up Films Using UV Nanosecond Laser Drilling and Plasma Desmearing 1817
Nam Son Park (Tech University of Korea), Tae-Young Lee (Tech University of Korea), Kyoung-Min Kim (Tech University of Korea), Sungyong Kim (Tech University of Korea), Sung Yoon Lee (Tech University of Korea), Sang-a Yoon (Tech University of Korea), Mun Sang You (SIMMTECH Co., Ltd.), Geonhee Lee (SIMMTECH Co., Ltd.), and Sehoon Yoo (Korea Institute of Industrial Technology)

Fabrication of D-band (140 GHz) Broadband Antenna using Quartz Glass on Silicon Hybrid Bonded Wafer with Cavity 1823
Kentaro Tani (NGK INSULATORS, LTD), Naotake Okada (NGK INSULATORS, LTD), Masato Tokai (NGK INSULATORS, LTD), Shoichiro Yamaguchi (NGK INSULATORS, LTD), Jungo Kondo (NGK INSULATORS, LTD), Makoto Iwai (NGK Europe GmbH), Uwe Maaß (Fraunhofer IZM), Alexander Gäbler (Fraunhofer IZM), Wojciech Partyka (Fraunhofer IZM), and Ivan Ndip (Fraunhofer IZM)

The Role of Preparation and Bonding Parameters in Improving Hybrid Bonding Quality 1827
Injoo Kim (Seoul National University of Science and Technology, Korea), Siye Lee (Seoul National University of Science and Technology, Korea), Minji Kang (Seoul National University of Science and Technology, Korea), Jinho Jang (Seoul National University of Science and Technology, Korea), Hyein Jin (Seoul National University of Science and Technology, Korea), and Sungdong Kim (Seoul National University of Science and Technology, Korea)

High Precision Large Reticle Thermo-Compression Bonding for Advanced Packaging for AI Era . 1832
Shripad Gokhale (Intel Corporation, USA), Kartik Srinivasan (Intel Corporation, USA), Shan Zhong (Intel Corporation, USA), and Anurag Tripathi (Intel Corporation, USA)

Electrical Performance of CMP Process for Hybrid Bonding Application with Conventional / nt-Cu and Low Temperature of Si_xN_y / Si_xO_y Dielectrics 1837
Trianggono S. Widodo (Intel Corporation, USA), Prayudi Lianto (Packaging Plating and Cleans, Singapore), Karan Prabhakar (Intel Corporation, USA), Jing Xu (Packaging Plating and Cleans, USA), Avery Tan (Advanced Packaging Development Center, Singapore), Patrick Lim (Advanced Packaging Development Center, Singapore), Guan Huei See (Advanced Packaging Development Center, Singapore), and Xavier F. Brun (Technology Research, Intel Corporation, USA)

IR Laser Debonding for Silicon Based Temporary Carrier Systems Enabling 2.5D and 3D Chiplet Integration Processes 1843
Peter Urban (EV Group, Austria), François Chancerel (imec, Belgium), John Slabbekoorn (imec, Belgium), Simon Halas (EV Group, Austria), Julian Bravin (EV Group, Austria), Steven Brems (imec, Belgium), Thomas Uhrmann (EV Group, Austria), Markus Wimplinger (EV Group, Austria), Alain Phommahaxay (imec, Belgium), and Eric Beyne (imec, Belgium)

Hydrophobic Barrier for Controlled Epoxy Keep-Out-Zone in Flip Chip Assembly 1848
Paul Y. Kim (Intel, USA), John C. Decker (Intel, USA), Xiying Chen (Intel, USA), Ziyin Lin (Intel, USA), Ifeanyi Okafor (Intel, USA), Ke Geng (Intel, USA), Yiqun Bai (Intel, USA), and Hsin-yu Li (Intel, USA)

Accelerating Root Cause Identification of Subtle Bonding Failures using Microwave Induced Plasma 1854
Charles Odegard (Texas Instruments, Inc., USA), Daniel Scott (Texas Instruments, Inc., USA), Olivia Bonin (Texas Instruments, Inc., USA), Yashan Peng (JIACO Instruments B.V., The Netherlands), Jiaqi Tang (JIACO Instruments B.V., The Netherlands), Mark McKinnon (JIACO Instruments B.V., The Netherlands), and Kees Beenakker (Delft University of Technology, The Netherlands)

Wet-Chemical Cu Cleaning for Fine-Pitch Hybrid Bonding 1859
Kohei Nakayama (YOKOHAMA National University, Japan), Kenta Hayama (Yokohama National University, Japan), Fabiana Tanaka (Yokohama National University, Japan), Sven Dewilde (imec, Belgium), Steven Deckers (imec, Belgium), Nancy Heylen (imec, Belgium), Yoichi Tanaka (Kurita Water Industries Ltd., Japan), Yusuke Okazaki (Kurita Water Industries Ltd., Japan), Nobuko Gan (Kurita Water Industries Ltd., Japan), Hideaki Iino (Kurita Water Industries Ltd., Japan), Fumihiro Inoue (Yokohama National University, Japan), and Harold Philipsen (imec, Belgium)

Materials Evaluation for Flexible Hybrid Electronics: A Study on Conductive Inks and Die-Attach Materials 1864
Babatunde Falola (Binghamton University, USA), Riadh Al-Haidari (Binghamton University, USA), Olya Noruz Shamsian (Binghamton University, USA), Udara Somarathna (Binghamton University, USA), Bryan Cabrera (Binghamton University, USA), Mousa AL-Zanina (Binghamton University, USA), Mohammed Alhendi (Binghamton University, USA), Mark Poliks (Binghamton University, USA), Gurvinder Singh Khinda (GE HealthCare, USA), Nancy Stoffel (GE Research,USA), Tzu-Jen Kao (GE HealthCare, USA), and Rafael Tudela (Tapecon Inc., USA)

Rigid-to-Flex Interconnection for Flexible Hybrid Electronics Integration Using Anisotropic Conductive Adhesive 1872
Riadh Al-Haidari (Binghamton University), Babatunde Falola (Binghamton University), Zhi Dou (Binghamton University), Mark Schadt (Binghamton University), Mohammed Alhendi (Binghamton University), Mark Poliks (Binghamton University), Ekaterina Dvoretskaya (SunRay Scientific,Inc.), and Andrew Stemmermann (SunRay Scientific,Inc.)

A Mild Surface Activation Under Redox Gases using Vacuum Ultraviolet Irradiation for Interconnection of Semiconductor Packaging 1879
Shinichi Endo (Ushio, Inc., Japan) and Akihiro Shimizu (Ushio, Inc., Japan)

Demonstration of a Fully Integrated, High Bandwidth, Active Flexible Connector for Large Area Computational Systems 1884
Randall Irwin (UCLA Center for Heterogeneous Integration and Performance Scaling, USA), Joanna Fang (UCLA Center for Heterogeneous Integration and Performance Scaling, USA), and Subramanian S. Iyer (UCLA Center for Heterogeneous Integration and Performance Scaling, USA)

A High Throughput Low-Temperature Copper-Copper Thermal Compression Bonding Scheme using Tin Overlayer 1889
Tanmay S. Konnur (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), Krutikesh Sahoo (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), Randall Irwin (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), Vineeth Harish (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), Jui-Han Liu (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA), and Subramanian S. Iyer (UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), USA)

Advanced Face-To-Back CoW 2.0-μm Pitch Cu-Cu Hybrid Bonding Process for Three Layer-Stacked 3D Heterogenous Integration. 1895
Akihiro Urata (Sony Semiconductor Solutions Corporation), Takahiro Kamei (Sony Semiconductor Solutions Corporation), Itsuki Imanishi (Sony Semiconductor Solutions Corporation), Masanori Chiyozono (Sony Semiconductor Solutions Corporation), Toru Osako (Sony Semiconductor Solutions Corporation), Kan Shimizu (Sony Semiconductor Solutions Corporation), Yoshihisa Kagawa (Sony), and Hayato Iwamoto (Sony Semiconductor Solutions Corporation)

Process Technology Enablers for Aggressive Scaling of Hybrid Bonding Temperature and Pitch... 1901
Kai Ma (Applied Materials, Inc., USA), Lei Xue (Applied Materials, Inc., USA), Eric Bergman (Applied Materials, Inc., USA), Nikolaos Bekiaris (Applied Materials, Inc., USA), Taketo Sekine (Applied Materials, Inc., USA), Ching-Hsiang Hsu (Applied Materials, Inc., USA), Santosh Rath (Applied Materials, Inc., USA), Taotao Ding (St.Florian am Inn, Austria), Barbara Weis (St.Florian am Inn, Austria), Gernot Probst (St.Florian am Inn, Austria), Thomas Uhrmann (St.Florian am Inn, Austria), and Markus Wimplinger (St.Florian am Inn, Austria)

High-Quality Cu μ-Joints by High-Throughput Contactless Hot-Isostatic-Pressure (HIP) Annealing for Chip-to-Wafer and Wafer-to-Wafer Hybrid Bonding 1908
Murugesan Mariappan (Tohoku University), Mototaka Ochi (Kobe Steel), and Takafumi Fukushima (Tohoku University)

Fabrication of Panel-Level Redistribution Interposer with 1.5/1.5 μm Multilayer Fine Wiring and Solutions to Issues of Miniaturization 1915
Masashi Minami (Resonac Corporation, Japan), Sachiko Matsushita (Resonac Corporation, Japan), and Sadaaki Katoh (Resonac Corporation, Japan)

Polyimide Fine Via and Trench Formation Based on Plasma Etching Technology for RDL Interposer 1920
Fumito Ootake (ULVAC, Inc., Japan), Kenta Doi (ULVAC, Inc., Japan), and Yasuhiro Morikawa (ULVAC, Inc., Japan)

Development and Characterization of Electrodeposited Tin-Indium Alloy Microbumps for Low Temperature Assembly 1924
Tsvetina Dobrovolska (Umicore Galvanotechnik GmbH, Germany), Martin Mack (Umicore Galvanotechnik GmbH, Germany), Klaus Leyendecker (Umicore Galvanotechnik GmbH, Germany), Kevin Martin (Umicore MDS, USA), Aleksandar Radisic (IMEC, Belgien), Ehsan Shafahian (IMEC, Belgien), Punith Kumar Mudiger Krishne Gowda (IMEC, Belgien), Jaber Derakhshandeh (IMEC, Belgien), and Herbert Struyf (IMEC, Belgien)

Effect of Dimension on Thermal Expansion of Cu Pads in SiO2 Vias for 3D IC Fine-Pitch Hybrid Bonding 1929
Pin-Lin Chen (National Yang Ming Chiao Tung University (NYCU), Taiwan) and Chih Chen (National Yang Ming Chiao Tung University (NYCU), Taiwan)

Impact of Temporary Substrates and Adhesives on Die-to-Wafer Overlay 1934
Koen Kennes (imec, Belgium), Pieter Bex (imec, Belgium), Ye Lin (imec, Belgium), Samuel Suhard (imec, Belgium), Dieter H. Cuypers (imec, Belgium), Alain Phommahaxay (imec, Belgium), Gerald Beyer (imec, Belgium), and Eric Beyne (imec, Belgium)

Patterning of Sub 1 μm CD TSV and Bond Pad for Fine-pitch 2.5D/3D Hybrid Bonding Applications 1939
Arvind Sundaram (Institute of Microelectronics (IME) Agency for Science, Technology and Research, Republic of Singapore), Cheemalamarri Hemanth Kumar (Institute of Microelectronics (IME) Agency for Science, Technology and Research, Republic of Singapore), and B.S.S.Chandra Rao (Institute of Microelectronics (IME) Agency for Science, Technology and Research, Republic of Singapore)

Process Development, Challenges, and Strategies for Void-Free Multi-Chip Stacking in Hybrid Bonding Applications 1943
*Ser Choong Chong (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Ling Xie (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Vasarla Nagendra Sekhar (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Mishra Dileep Kumar (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), B.S.S. Chandra Rao (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Vempati Srinivasa Rao (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore)*

Ozone-Ethylene Radical Activation of SiCN/Cu without Water Rinsing for Hybrid Bonding 1948
Bungo Tanaka (Tohoku University, Japan), Murugesan Mariappan (Tohoku University Sendai, Japan), Soichiro Motoda (MEIDEN NANOPROCESS INNOVATIONS, INC., Japan), Tetsuya Nishiguchi (MEIDEN NANOPROCESS INNOVATIONS, INC., Japan), Yuma Okadome (MEIDEN NANOPROCESS INNOVATIONS, INC., Japan), Tetsu Tanaka (Tohoku University, Japan), and Takafumi Fukushima (Tohoku University, Japan)

Environmentally Friendly Cu Post Technology Based on Laser-Assisted Bonding with Compression (LABC) and Fume-Free Laser Solder Paste for Advanced 3D Interconnections 1952
Kwang-Seong Choi (Electronics and Telecommunications Research Institute, Korea), Jiho Joo (Electronics and Telecommunications Research Institute, Korea), Gwang-Mun Choi (Electronics and Telecommunications Research Institute, Korea), Jungho Shin (Electronics and Telecommunications Research Institute, Korea), Chanmi Lee (Electronics and Telecommunications Research Institute, Korea), Ki-Seok Jang (Electronics and Telecommunications Research Institute, Korea), Jin-Hyuk Oh (Electronics and Telecommunications Research Institute, Korea), Ho-Gyeong Yun (Electronics and Telecommunications Research Institute, Korea), Seok Hwan Moon (Electronics and Telecommunications Research Institute, Korea), Gaeun Lee (Electronics and Telecommunications Research Institute, Korea), Seong Cheol Kim (Electronics and Telecommunications Research Institute, Korea), Yong-Sung Eom (Electronics and Telecommunications Research Institute, Korea), and Youn Sung Ko (Protec, Korea)

Through GaN Via for 3D Heterogeneous Strata Integration 1958
Jui-Han Liu (UCLA Center for Heterogeneous Integration and Performance Scaling, USA), Haoxiang Ren (UCLA Center for Heterogeneous Integration and Performance Scaling, USA), Cheng-Ting Yang (UCLA Center for Heterogeneous Integration and Performance Scaling, USA), Boris Vaisband (UCLA Center for Heterogeneous Integration and Performance Scaling, USA; UC Irvine, USA), and Subramanian S. Iyer (UCLA Center for Heterogeneous Integration and Performance Scaling, USA; UC Irvine, USA)

Microbump Interconnections Using Vertical Wire Technology for the Power Connections between SoC and Substrate in the Bridge Die-Based Packaging Platform 1964
Ye-Jin Jang (HANA Micron Inc.), Jin-Ho Lee (HANA Micron Inc.), Yong-Gyu Jang (HANA Micron Inc.), Sanggyu Jang (HANA Micron Inc.), Na-Hyun Cho (HANA Micron Inc.), and Jin-Wook Jang (HANA Micron Inc.)

Novel Fault Isolation Methodology Applied on Nano-Scale Defect in Fine Line RDL for Advanced Fan-Out Package 1970
Yi-Sheng Lin (Advanced Semiconductor Engineering, Group, Inc.), Cheng-Hsin Liu (Advanced Semiconductor Engineering, Group, Inc.), Chen-Chao Wang (Advanced Semiconductor Engineering, Group, Inc.), Chin-Pin Hung (Advanced Semiconductor Engineering, Group, Inc.), Chun-Liang Kuo (Advanced Semiconductor Engineering, Group, Inc.), and Chia-Wen Hung (Advanced Semiconductor Engineering, Group, Inc.)

Interactive Presentations 4

Improving the Uniformity of Cu Deposition in Fan-Out Panel Level Package with FEM Simulation Model 1975
Yi-Lun Hung (ASE Group, Taiwan), Yung-Sheng Lin (ASE Group, Taiwan), Min-Yan Tsai (ASE Group, Taiwan), Mingtzung Kuo (ASE Group, Taiwan), Ling-yuan Chang (ASE Group, Taiwan), Chen-Chao Wang (ASE Group, Taiwan), Ping-Feng Yang (ASE Group, Taiwan), and Chin-Pin Hung (ASE Group, Taiwan)

Lithography-Free Anisotropic Magnetoresistance Sensor-Based Rotational Speed Measurement System on PEEK with Integrated Electronics 1981
Tim Nils Bierwirth (Leibniz University Hannover, Germany), Sebastian Bengsch (Ensinger GmbH, Germany), Eike Christian Fischer (Freelancer, Germany), Michael Werner (Ensinger GmbH, Germany), and Marc Christopher Wurz (Leibniz University Hannover, Germany)

Effect of Plasma Etching and Color Difference of the Molding Compound Surface on Adhesion in Electromagnetic Shielding 1986
Soichi Homma (KIOXIA Corporation, Japan), Daichi Okada (KIOXIA Corporation, Japan), Akihito Sawanobori (KIOXIA Corporation, Japan), Susumu Yamamoto (KIOXIA Corporation, Japan), and Hiroshi Nishikawa (Osaka University, Japan)

Integrated Passive Devices in the Silicon Interconnect Fabric 1994
Haoxiang Ren (UCLA Center for Heterogeneous Integration and Performance Scaling (UCLA CHIPS), CA), Zoe Chen (UCLA Center for Heterogeneous Integration and Performance Scaling (UCLA CHIPS), CA), Jui-Han Liu (UCLA Center for Heterogeneous Integration and Performance Scaling (UCLA CHIPS), CA), Cheng-Ting Yang (UCLA Center for Heterogeneous Integration and Performance Scaling (UCLA CHIPS), CA), Ben Yang (UCLA Center for Heterogeneous Integration and Performance Scaling (UCLA CHIPS), CA), Boris Vaisband (UCLA Center for Heterogeneous Integration and Performance Scaling (UCLA CHIPS), CA; University of California, CA), and Subramanian S. Iyer (UCLA Center for Heterogeneous Integration and Performance Scaling (UCLA CHIPS), CA)

Parametric Analysis of Thermo-Mechanical Behavior for HBM in System-In-Package Configurations 1999
Hyunggyun Noh (Samsung Electronics, South Korea), Wonhong Choi (Samsung Electronics, South Korea), Woongkee Kim (Samsung Electronics, South Korea), Gunhee Bae (Samsung Electronics, South Korea), Yumi Sim (Samsung Electronics, South Korea), Seungyeon Kim (Samsung Electronics, South Korea), Yuchul Hwang (Samsung Electronics, South Korea), and Yunsung Lee (Samsung Foundry)

A Highly Reliable Filling Method for Package-on-Package Utilizing Epoxy Flux 2004
Kisu Joo (Samsung Electronics Co. Ltd., Korea), Yongju Lee (Samsung Electronics Co. Ltd., Korea), Minki Ahn (Samsung Electronics Co. Ltd., Korea), Kyojin Hwang (Samsung Electronics Co. Ltd., Korea), Daehyun Kim (Samsung Electronics Co. Ltd., Korea), Junghwa Kim (Samsung Electronics Co. Ltd., Korea), and Heeseok Lee (Samsung Electronics Co. Ltd., Korea)

Comprehensive Analysis of the Impact of Various Surface Modification Techniques on Difficult-to-Adhesion Resin 2009
Akihiro Shimizu (Ushio Inc., Japan) and Shinichi Endo (Ushio Inc., Japan)

A Novel Disaggregated Approach of Assembling Integrated Heat Spreader for Advanced Packages 2017
Arifur Chowdhury (Intel Corporation, USA), Jaclyn Avallone (Intel Corporation, USA), Bamidele D. Falola (Intel Corporation, USA), Taylor Gaines (Intel Corporation, USA), Haowen Liu (Intel Corporation, USA), Peng Li (Intel Corporation, USA), Sergio A Chan Arguedas (Intel Corporation, USA), and Aravindha R Antoniswamy (Intel Corporation, USA)

Characterization of FOWLP Process using Temporary Bonding Materials on Carrier with Very Low Die Shift 2022
Tiffany Tang (imec, Belgium), Alice Guerrero (Brewer Science, Belgium), Dieter Cuypers (imec, Belgium), Maarten Macours (imec, Belgium), Aldrin Vaquilar (imec, Belgium), Pieter Bex (imec, Belgium), Koen Kennes (imec, Belgium), Alain Phommahaxay (imec, Belgium), Gerald Beyer (imec, Belgium), and Eric Beyne (imec, Belgium)

Wafer-to-Wafer Bonding With Saddle-Shaped Wafers 2028
Shuo Kang (imec), Serena Iacovo (imec), Koen D (imec), Oguzhan Orkut Okudur (imec), Anton Alexeev (EV Group), Thomas Plach (EV Group), Taotao Ding (EV Group), and Markus Wimplinger (EV Group)

Novel Packaging Platform Based on Bridge Dies with Top and Bottom I/O Connections on Standard Substrates 2034
Jae-Sung Lim (HANA Micron Inc., Republic of Korea), Sangkyu Jang (HANA Micron Inc., Republic of Korea), Yong Gyu Jang (HANA Micron Inc., Republic of Korea), Yongnam Koh (HANA Micron Inc., Republic of Korea), Jin-Wook Jang (HANA Micron Inc., Korea), and Jayden Donghyun Kim (HANA Micron Inc., Korea)

Advanced Resin Material Enabling Room-Temperature Bonding for WOW and COW 3DI Applications 2039
Naoko Araki (DAICEL Corp. (Business Development Center), Japan), Tadashi Fukuda (Institute of Science Tokyo (WOW Alliance), Japan), and Takayuki Ohba (Institute of Science Tokyo (WOW Alliance), Japan)

Bond Wave Analysis of SiCN for Fine Pitch Hybrid Bonding 2046
Ryosuke Sato (YOKOHAMA National University, Japan), Atsushi Nagata (Tokyo Electron Kyushu Limited, Japan), Hayato Kitagawa (YOKOHAMA National University, Japan), Yoshihiro Kondo (Tokyo Electron Kyushu Limited, Japan), Kenichi Saito (Tokyo Electron Limited, Japan), Junghwan Park (SK hynix Inc, Korea), Chiwoo Ahn (SK hynix Inc, Korea), Yeoun-Soo Kim (SK hynix Inc, Korea), Jiho Kang (SK hynix Inc, Korea), and Fumihiro Inoue (YOKOHAMA National University, Japan)

Characterization of Interfacial Fracture Strength in Hybrid Bonded Wafers: A Novel Approach for High-Resolution Spatial Profiling 2054
Sathya Raghavan (IBM Research), Ben Yang (UCLA CHIPS), Nicholas Polomoff (IBM Research), and Katsuyuki Sakuma (IBM Research)

Laminate Materials with Excellent Co-Planarity and Dimensional Stability for Advanced 2.xD Package 2059
Norihiko Sakamoto (Resonac Corporation, Japan), Keita Johno (Resonac Corporation, Japan), Kyousuke Sutou (Resonac Corporation, Japan), Takayo Kitajima (Resonac Corporation, Japan), Keitaro Iguchi (Resonac Corporation, Japan), and Yuji Mato (Resonac Corporation, Japan)

Rapid Dendritic Amplification of Amino Groups on BN Surfaces for Enhanced Thermal Conductivity in Polymer Composites 2065
Zihao Lin (Georgia Institute of Technology, USA), Ju Won Lim (Georgia Institute of Technology, USA), Yu-Chieh Lin (Georgia Institute of Technology, USA), Kyoung-Sik Moon (Georgia Institute of Technology, USA), and Ching-Ping Wong (Georgia Institute of Technology, USA)

VCS (Vertical Copper Post Stack) for on-Device AI Memory Solution 2069
Woosang Jung (Samsung Electronics Co. Ltd, Korea), Sangkyu Lee (Samsung Electronics Co. Ltd, Korea), Eunyoung Lee (Samsung Electronics Co. Ltd, Korea), Dong-Jun Choi (Samsung Electronics Co. Ltd, Korea), Haram Park (Samsung Electronics Co. Ltd, Korea), Yieok Kwon (Samsung Electronics Co. Ltd, Korea), Jongyoun Kim (Samsung Electronics Co. Ltd, Korea), Myeonghan Bae (Samsung Electronics Co. Ltd, Korea), and Won Kyung Choi (Samsung Electronics Co. Ltd, Korea)

Experimental Demonstration of High-Power Thermal Test Vehicle using Two-Phase Cooling for AI Datacenters, 5G RAN, and Edge Compute Nodes 2074
Yang Liu (Nokia Bell Labs, USA), Rishav Roy (Nokia Bell Labs, USA), David J. Apigo (Nokia Bell Labs, USA), Manohar Bongarala (Nokia Bell Labs, USA), Syed Faisal (Nokia Bell Labs, USA), Sarwesh Parbat (Nokia Bell Labs, USA), Todd Salamon (Nokia Bell Labs, USA), Mark Cappuzzo (Nokia Bell Labs, USA), Ting-Chen Hu (Nokia Bell Labs, USA), Rose Kopf (Nokia Bell Labs, USA), Alaric Tate (Nokia Bell Labs, USA), Ed Sutter (Nokia Bell Labs, USA), Nagesh Basavanhally (Nokia Bell Labs, USA), Bob Farah (Nokia Bell Labs, USA), Rick Papazian (Nokia Bell Labs, USA), and Mark Earnshaw (Nokia Bell Labs, USA)

Addressing Key Process Challenges in Developing High Aspect Ratio TSVs up to 15 with 1 μm Critical Dimension 2081
*Van Nhat Anh Tran (Institute of Microelectronics A*STAR, Singapore), Nandini Venkataraman (Institute of Microelectronics A*STAR, Singapore), Ya-Ching Tseng (Institute of Microelectronics A*STAR, Singapore), Arvind Sundaram (Institute of Microelectronics A*STAR, Singapore), Binni Varghese (Institute of Microelectronics A*STAR, Singapore), Zeng Wei Heng (Institute of Microelectronics A*STAR, Singapore), and B.S.S. Chandra Rao (Institute of Microelectronics A*STAR, Singapore)*

Development of High Thermal Conductance Wafer Bonding Interface with PVD Aluminum Nitride ... 2086
Andrew Tuchman (TEL Techonology Center, America, LLC, USA), Ayuta Suzuki (TEL Techonology Center, America, LLC, USA), Joshua Greklek (TEL Techonology Center, America, LLC, USA), Joshua Peck (TEL Techonology Center, America, LLC, USA), Rinus Lee (TEL Techonology Center, America, LLC, USA), and Ilseok Son (TEL Techonology Center, America, LLC, USA)

Electrolytic Copper Plating Process for Glass Substrate 2092
Raihei Ikumoto (C. Uyemura & Co., Ltd, Japan), Hisamitsu Yamamoto (C. Uyemura & Co., Ltd, Japan), Shinji Tachibana (C. Uyemura & Co., Ltd, Japan), Yudai Kuramochi (C. Uyemura & Co., Ltd, Japan), and Miho Kawanishi (C. Uyemura & Co., Ltd, Japan)

The Formation of Microvia with a Diameter of 3.5 μm and an Aspect Ratio of 3 in Ajinomoto Build-up Film® (ABF) using KrF Excimer Laser Ablation 2100
Kanta Wataji (Gigaphoton Inc., Japan), Akira Suwa (Gigaphoton Inc., Japan), Yasufumi Kawasuji (Gigaphoton Inc., Japan), Daisuke Hironiwa (Ajinomoto Fine-Techno Co., Inc., Japan), Eiji Baba (Ajinomoto Fine-Techno Co., Inc., Japan), and Ryo Miyamoto (Ajinomoto Fine-Techno Co., Inc., Japan)

Efficient Utilization of Different Kinds of Superelements for Thermo-Mechanical Reliability FE-Analysis of Chiplets 2105
Mike Feuchter (CADFEM Germany GmbH, Germany), Hanna Baumgartl (CADFEM Germany GmbH, Germany), and Martin Hanke (CADFEM Germany GmbH, Germany)

Mechanical Strength and Pad Cratering Risk Determination of High-Speed PCBs via Physical Testing and Numerical Simulation 2111
Peng Su (Juniper Networks, USA), Zheming Gou (Juniper Networks, USA), Omar Ahmed (Juniper Networks, USA), Aliasghar Dormohammadi (Juniper Networks, USA), Babak Arfaei (Juniper Networks, USA), Kai Brown (Juniper Networks, USA), Leif Hutchinson (Juniper Networks, USA), and Bernard Glasauer (Juniper Networks, USA)

Student Interactive Presentations

Characterization of the Mechanical and Thermal Properties of SAC+Bi Phases in Hybrid SAC/LTS Solder Joints 2117
Souvik Chakraborty (Auburn University, USA), Mahbub Alam Maruf (Auburn University, USA), Golam Rakib Mazumder (Auburn University, USA), Jeffrey C. Suhling (Auburn University, USA), and Pradeep Lall (Auburn University, USA)

Pick-and-Release: A Novel Contactless Bonding Method for Die Attachment 2125
Ahmed Abdelwahab (Delft University of Technology, Netherlands), Henk van Zeijl (Delft University of Technology, Netherlands), Remco van Hoorn (ITEC, Netherlands), Hans Kuipers (ITEC, Netherlands), and Massimo Mastrangeli (Delft University of Technology, Netherlands)

Assessment of Electromagnetic Board Level Shielding using Continuous Carbon Fiber 2133
Victor Mahaut (Univ. Bordeaux IMS laboratory, France), Tristan Dubois (IMS laboratory, France), Alexandrine Gracia (IMS laboratory, France), and Wilson Maia (Thales Research & Technology, France)

3D Coupled Line Inductors with Through-Glass Vias for Compact Passive Circuit Integration in Glass Packages 2140
Sojeong Kim (Gachon University, South Korea), Hee Soo Kwon (Korea Electronics Technology Institute, South Korea), Yubin Kim (Korea Electronics Technology Institute, South Korea), Jongmin Yook (Korea Electronics Technology Institute, South Korea), Gangtae Jin (Gachon University, South Korea), Jein Yu (Korea Electronics Technology Institute, South Korea), and Young-Joon Kim (Gachon University, South Korea)

Design, Fabrication and Characterization of a 3D-Printed Radix^TM-Based Patch Antenna for 5G mmWave Applications 2145
WT Alshaibani (State University of New York at Binghamton, USA), Abdullah S. Obeidat (State University of New York at Binghamton, USA), Riadh Al-Haidari (State University of New York at Binghamton, USA), Erik Busse (State University of New York at Binghamton, USA), Zhi Dou (State University of New York at Binghamton, USA), Stephen Gonya (State University of New York at Binghamton, USA), Jason Case (General Electric Company, USA), Joseph Iannotti (General Electric Company, USA), Felippe Pavinatto (General Electric Company, USA), and Mark D. Poliks (State University of New York at Binghamton, USA)

Enhancing Runtime Security in Heterogeneous System-in-Package Through a Chiplet-Based Root-of-Trust 2150
Amit Mazumder Shuvo (University of Florida, USA), Md Sami Ul Islam Sami (University of Florida, USA), Jingbo Zhou (University of Florida, USA), Farimah Farahmandi (University of Florida, USA), and Mark Tehranipoor (University of Florida, USA)

Physics-Informed Neural Networks for SAM Image Enhancement with a Novel Physics-Constrained Metric for Advanced Semiconductor Packaging Inspection 2158
Shajib Ghosh (University of Florida, USA), Nitin Varshney (University of Florida, USA), Antika Roy (University of Florida, USA), Patrick Craig (University of Florida, USA), Md Mahfuz Al Hasan (University of Florida, USA), Rayhane Ghane-Motlagh (ficonTEC Service USA Inc., USA), Nelly Elsayed (University of Cincinnati, USA), Sanjeev J. Koppal (University of Florida, USA), and Navid Asadizanjani (University of Florida, USA)

Thermo-Seal: A Multi-Layered InfraRed Watermarking Scheme for On-Field IC Provenance Verification Using Thermal Signatures 2166
M Shafkat M Khan (University of Florida, USA), Tyla E Hart (University of Florida, USA), Himanandhan Reddy Kottur (University of Florida, USA), Liton Kumar Biswas (University of Florida, USA), Nitin Varshney (University of Florida, USA), Stephan R. Larmann (InfraTec Infrared LLC), and Navid Asadizanjani (University of Florida, USA)

Facile Fabrication for Flexible Pressure Sensor using FDM-Type 3D Printing Technology 2174
Junyoung Park (Hanyang University, South Korea) and Hongyun So (Hanyang University, South Korea)

Electrospray Deposited Silver Films for Electromagnetic Interference (EMI) Protection on Insulating Targets 2180
Emma E. Pawliczak (State University of New York at Binghamton, USA) and Paul R. Chiarot (State University of New York at Binghamton, USA)

Scalable Metamaterial Antenna Arrays with Reduced Mutual Coupling for SWaP-Constrained Applications 2187
Alexander Wilcher (University of Florida, USA), Ariel David Cerpa (University of Florida, USA), and Yong-Kyu Yoon (University of Florida, USA)

Heterogeneous Integration of Memristor Emulator for Low Power Computing 2192
Zohreh Salehi (University of Illinois, USA), Hanzhi Ma (Zhejiang University, China), Yi Zhou (University of Illinois, USA), Tahsin Shameem (University of Illinois, USA), and Jose E. Schutt-Aine (University of Illinois, USA)

UCIe-A Mimic Channel Design and Verification for Early On-Chip System Validation 2199
Taesoo Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Taein Shin (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Keunwoo Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Haeseok Suh (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Hyunjun An (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), and Joungho Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea)

Organic and Hybrid Nanoscale Films for Low Loss Direct Glass-Copper Metallization 2206
Sai Saravanan Ambi (Georgia Institute of Technology, USA), Hyunggyu Park (Georgia Institute of Technology, USA), Lakshmi Narasimha Vijay (Georgia Institute of Technology, USA), Lila Dahal (Georgia Institute of Technology, USA), Mohanalingam Kathaperumal (Georgia Institute of Technology, USA), and Mark D. Losego (Georgia Institute of Technology, USA)

Optimization of Reflow Profile for Solder Thermal Interface Materials with an Inline Vacuum Oven 2211
Piyush Kulkarni (Binghamton University, USA), Ali Davoodabadi (Universal Instruments Corporation, USA), and Scott Schiffres (Binghamton University, USA)

Characterization of Dielectric Materials Beyond Room Temperature using the Lab-Developed Temperature Split Cavity (TSC) Method 2218
Arafat Hossain (The Pennsylvania State University (PSU), USA), Michael Marakovits (The Pennsylvania State University (PSU), USA), Steven Perini (The Pennsylvania State University (PSU), USA), and Michael Lanagan (The Pennsylvania State University (PSU), USA)

Ultra-Thin Chiplet Embedding in Glass-Core Package Redistribution Layers 2224
Hyunggyu Park (Georgia Institute of Technology, USA) and Muhannad S. Bakir (Georgia Institute of Technology, USA)

High-Frequency Multi-Chip RF Module Enabled by Fused-Silica Stitch-Chip Technology: RF and Interconnect Characterization 2230
Zhonghao Zhang (Georgia Institute of Technology, USA), Ting Zheng (Georgia Institute of Technology, USA), and Muhannad Bakir (Georgia Institute of Technology, USA)

Universal Micropatterning Technique for High Density Die Packaging 2237
Alice Mo (Univ. of California, Santa Barbara), Zachary Nelson (Univ. of California, Santa Barbara), and Luke Theogarajan (Univ. of California, Santa Barbara)

Void Formation Elimination in Ultra-Thin Au-Sn Solid-Liquid Interdiffusion Bonding using Rapid Cooling Process for Advanced Packaging and MEMS Applications 2243
Pei-Ru Lee (National Yang Ming Chiao Tung University, Taiwan), Mu-Ping Hsu (National Yang Ming Chiao Tung University, Taiwan), Yi-Chieh Tsai (TXC Corporation), An-Yuan Hou (National Yang Ming Chiao Tung University, Taiwan), Wen-Wei Wu (National Yang Ming Chiao Tung University, Taiwan), and Kuan-Neng Chen (National Yang Ming Chiao Tung University, Taiwan)

3D Heterogeneous Integration of Packaged Dies for Flexible FOWLP Micro-Display using Low? Temperature Solder Bonding on FlexTrate^TM 2248
Henry Sun (UCLA, USA), Guangqi Ouyang (UCLA, USA), Mansi Sethi (UCLA, USA), Eric Song (UCLA, USA), and Subramanian Iyer (UCLA, USA)

Enhancing Reliability of 30 μm-Pitch Interconnections by Optimizing Material Properties of Laser Non-Conductive Paste (LNCP) for Room Temperature Laser-Assisted Bonding with Compression (LABC) 2254
Gaeun Lee (Electronics and Telecommunications Research Institute, Korea), Jiho Joo (Electronics and Telecommunications Research Institute, Korea), Ki-Seok Jang (Electronics and Telecommunications Research Institute, Korea), Yong-Sung Eom (Electronics and Telecommunications Research Institute, Korea), Gwang-Mun Choi (Electronics and Telecommunications Research Institute, Korea), Jungho Shin (Electronics and Telecommunications Research Institute, Korea), Chanmi Lee (Electronics and Telecommunications Research Institute, Korea), Jin-Hyuk Oh (Electronics and Telecommunications Research Institute, Korea), Jieun Jung (Electronics and Telecommunications Research Institute, Korea), Seong-Cheol Kim (Electronics and Telecommunications Research Institute, Korea), Seung-Yoon Lee (Hanbat National University, Korea), and Kwang-Seong Choi (Electronics and Telecommunications Research Institute, Korea)

An Innovative TSV based Integrated Voltage Regulator 2261
Rui Huang (Northeastern University), Haowen Li (Northeastern University), M. Sun (Northeastern University), N.X. Sun (Northeastern University), Xiaoling Shi (Winchester Technologies, LLC), Hwaider Lin (Winchester Technologies, LLC), Hui Lu (Winchester Technologies, LLC), Mohan Sanghadasa (US Army DEVCOM Aviation & Missile Center Redstone), Chenyang Zhu (Clemson University), and Xin Zhao (Clemson University)

Kinetic Evolution and Phase Transformation of Ni/In and Cu/In Intermetallics 2266
Tassawar Hussain (KU Leuven), Jaber Derakhshandeh (imec), Tom Cochet (imec), Ehsan Shafahian (imec), Prathamesh Dhakras (imec), Aksel Goehnermeier (Carl Zeiss Microscopy GmbH), Eric Beyne (imec), and Ingrid De Wolf (imec)

High Aspect Ratio Spiral Inductor with Progressive Turn Widths for Embedded Power Converters 2271
Rami Rasheedi (University of Illinois Chicago, USA) and Inna Partin-Vaisband (University of Illinois Chicago, USA)

Efficient Scalable Thermoelectric Modeling of High-Frequency Cylindrical Interconnects for Heterogeneous Package Arrays 2278
Mohamed Gharib (University of Illinois Chicago, USA) and Inna Partin-Vaisband (University of Illinois Chicago, USA)

Hybrid Voltage Regulators for High Performance Computing: Analytical Models and Design Methodology 2286
Salma Abdelzaher (University of Illinois Chicago, USA), Mohamed Gharib (University of Illinois Chicago, USA), and Inna Partin-Vaisband (University of Illinois Chicago, USA)

Imaging Assisted Dual Sided Light Coupling Technique for Propagation Loss Estimation of Waveguide Interconnects 2293
Abhinandan Hazarika (University College Cork, Ireland), Brendan Roycroft (University College Cork, Ireland), Muhammet Genc (Tyndall National Institute, Ireland), Brian Corbett (University College Cork, Ireland), and Zhi Li (University College Cork, Ireland)

Direct-on-Chip Two-Phase Microjet Cooling with Surface-Enhanced Electrodeposited Microporous Structures 2300

Keyu Wang (Purdue University, IN), Ketankumar Jayantkumar Yogi (Purdue University, USA), Gopinath Sahu (Purdue University, USA), Aaron Du (Purdue University, USA), and Tiwei Wei (Purdue University, IN)

Thermal Characterization and Benchmarking of Aluminum Ribbon Ceramic (ARC) Substrates in mmWave/RF Packaging Applications 2307

Chenhao Hu (Georgia Institute of Technology, USA), Kyoung-Sik Moon (Georgia Institute of Technology, USA), Andrew Ketterson (Qorvo Inc., USA), and Manos M. Tentzeris (Georgia Institute of Technology, USA)

Reliable Bonding Strength Measurement of SiCN/SiCN Films by Four-Point Bending Methodology..... 2313

Yun-Hsuan Chen (National Yang Ming Chiao Tung University (NYCU), Taiwan), Guan-Zhe You (National Tsing Hua University (NTHU), Taiwan), Pin-Syuan He (National Yang Ming Chiao Tung University (NYCU), Taiwan), Yi-Chen Chung (National Yang Ming Chiao Tung University (NYCU), Taiwan), Rou-Jun Lee (National Yang Ming Chiao Tung University (NYCU), Taiwan), Chien-Yu Liu (National Yang Ming Chiao Tung University (NYCU), Taiwan), Chang-Chun Lee (National Tsing Hua University (NTHU), Taiwan), and Chih Chen (National Yang Ming Chiao Tung University (NYCU), Taiwan)

High-Power Vapor Chambers with Hierarchical Dendritic Wick Structures for High-Performance Computing Systems .... N/A

Chao-Yang Chiang (National Tsing Hua University, Taiwan), Po-Hsun He (National Tsing Hua University, Taiwan), Yu-Hsiang Chang (Advanced Semiconductor Engineering, Inc. , Taiwan), Hung-Hsien Huang (Advanced Semiconductor Engineering, Inc. , Taiwan), Chen-Chao Wang (Advanced Semiconductor Engineering, Inc. , Taiwan), Chih-Pin Hung (Advanced Semiconductor Engineering, Inc., Taiwan), and Chien-Neng Liao (National Tsing Hua University, Taiwan)

Measurement of Thermal, Humidity, Solder and Aging Effects of Mechanical Stress and Silicon Circuit Electrical Performance in Quad Flat Packages 2325

Carl Riehm (Technical University of Munich, Germany), Tobias Chlan (Technical University of Munich, Germany), Szabolcs Molnar (Technical University of Munich, Germany), Vartika Verma (Technical University of Munich, Germany), and Ralf Brederlow (Technical University of Munich, Germany)

Author Index