

PROCEEDINGS OF SPIE

Advanced Etch Technology and Process Integration for Nanopatterning XIV

Nihar Mohanty
Editor

25–27 February 2025
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
Meta (United States)

Published by
SPIE

Volume 13429

Proceedings of SPIE 0277-786X, V. 13429

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:

Author(s), "Title of Paper," in *Advanced Etch Technology and Process Integration for Nanopatterning XIV*, edited by Nihar Mohanty, Proc. of SPIE 13429, Seven-digit Article CID Number (DD/MM/YYYY); (DOI URL).

ISSN: 0277-786X

ISSN: 1996-756X (electronic)

ISBN: 9781510686441

ISBN: 9781510686458 (electronic)

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA

Telephone +1 360 676 3290 (Pacific Time)

SPIE.org

Copyright © 2025 Society of Photo-Optical Instrumentation Engineers (SPIE).

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of fees. To obtain permission to use and share articles in this volume, visit Copyright Clearance Center at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.

**SPIE. DIGITAL
LIBRARY**

SPIDigitalLibrary.org

Paper Numbering: A unique citation identifier (CID) number is assigned to each article in the Proceedings of SPIE at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

- The first five digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

vii *Conference Committee*

OPTICAL AND PHOTONIC PATTERNING, AND INTEGRATION APPLICATIONS

- 13429 02 **The semiconductor supply chain in an era of low GWP and/or PFAS-free gas chemistries**
[13429-59]
- 13429 03 **Die-to-wafer advanced packaging: challenges for integration, yield, placement accuracy,
and metrology** [13429-60]

KEYNOTE SESSION

- 13429 04 **Novel patterning technology to boost EUV performance** [13429-2]

MATERIALS AND ETCH INTEGRATION

- 13429 05 **Etch properties of zirconium-based photoresist** [13429-6]
- 13429 06 **Wet clean oxidation for optimal line width and LER** [13429-8]
- 13429 07 **The impact of electron temperature on etch profiles in Ar/CF₄ plasmas** [13429-9]

ADVANCED PATTERNING INTEGRATION

- 13429 09 **A frontside power-signal decoupling technology: self-aligned metal layer division and
staggered patterning process** [13429-11]
- 13429 0A **Dry etch challenges for patterning middle-of-line (MOL) dual damascene contact trench
and via in monolithic CFET (complementary FET)** [13429-12]
- 13429 0B **Wafer shape engineering for overlay improvement** [13429-13]
- 13429 0C **Wafer shape control in semiconductor manufacturing** [13429-14]
- 13429 0D **mCFET inner spacer cavity etch: process development and challenges** [13429-15]

EUV PATTERNING AND ETCH

- 13429 OE **Patterning exploration of 16nm pitch metal lines using spacer-is-dielectric EUV-based self-aligned double patterning** [13429-16]
- 13429 OF **Hexagonal contact holes patterning at 32nm pitch: influence of the stack and of the etching process on AEI performances** [13429-19]

EUV PATTERNING AND ADVANCED PATTERNING

- 13429 OG **How to achieve tip-to-tip patterning beyond the resolution limit: gas cluster beam (GCB) directional etch for sub-15nm T2T metal PnR with 0.33NA EUV single print** [13429-22]

EMERGING TECHNOLOGY

- 13429 OH **Atomic layer etching pitch splitting (APS™): a new alternative to self-aligned double patterning** [13429-28]
- 13429 OI **Low GWP and low emission gas for BEOL ILD trench patterning** [13429-30]

COMPUTATIONAL PATTERNING, PATTERNING PROCESS CONTROL AND PLASMA PROCESS MODELING AND SIMULATION I

- 13429 OJ **Kinetic simulations of low-temperature plasmas used for plasma processing: ICP and feature-scale models** [13429-31]
- 13429 OK **Robust endpoint detection for dielectric etching in low open area devices by laser absorption spectroscopy** [13429-32]
- 13429 OL **3D model assessment of a directional etch patterning process** [13429-33]

COMPUTATIONAL PATTERNING, PATTERNING PROCESS CONTROL AND PLASMA PROCESS MODELING AND SIMULATION II

- 13429 OM **Etch process optimization to improve line edge roughness using precise stochastic process metrology** [13429-35]

POSTER SESSION

- 13429 ON **Digital lithography technology for the formation of high aspect ratio vias with side wall optimization for dry etch processes on advanced substrates** [13429-50]

DIGITAL POSTER SESSION

- 13429 OO **Study on the influence of hardmask morphology on substrate profile in plasma etching process** [13429-7]