

2025 IEEE European Test Symposium (ETS 2025)

**Tallinn, Estonia
26-30 May 2025**



**IEEE Catalog Number: CFP25216-POD
ISBN: 979-8-3315-9451-0**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25216-POD
ISBN (Print-On-Demand):	979-8-3315-9451-0
ISBN (Online):	979-8-3315-9450-3
ISSN:	1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Semiconductors and Test in Artificial Intelligence Era	1
<i>Tsung-Yung Chang</i>	
Holistic Memory DFT Partitioning Using a Convolution-Based Algorithm	2
<i>Olivier Romain, Wojciech Gierszal, Luc Romain, Artur Pogiel</i>	
A UCle Compatible Repair Scheme for the Clustered Faults in the Hexagonal Array of Interconnect Lanes	6
<i>Zhaohong Lin, Xiaole Cui, Juncheng Pu, Huan Yang</i>	
Modeling and Analysis of Aging Impact on SRAM PUFs for Advanced FinFET Technology Nodes	10
<i>Shayesteh Masoumian, Roel Maes, Noemie Beringuier-Boher, Karthik Keni Yerriswamy, Geert-Jan Schrijen, Said Hamdioui, Mottaqiallah Taouil</i>	
Pulsed Electromagnetic Fault Injection Attack on Ring Oscillator-Based PUFs in FPGAs	14
<i>Sami El Amraoui, Aghiles Douadi, Régis Leveugle, Paolo Maistri</i>	
Multi-Context Execution on a RISC-V Core for Mixed-Criticality Systems	18
<i>Leonardo Fazzini, Giacomo Valente, Fabio Federici, Matthew P. Corbett, Tania Di Mascio</i>	
Analysis and Mitigation of Radiation Effects in SRAM-Based Register Files	22
<i>Zhe Zhang, Surendra Hemaram, Mahta Mayahinia, Christian Weis, Norbert Wehn, Mehdi Tahoori, Sani Nassif, Grigor Tshagharyan, Gurgen Harutyunyan, Yervant Zorian</i>	
Towards Understanding of System-Level Test Unique Fails	26
<i>Nourhan Elhamawy, Jens Anders, Ilia Polian, Matthias Sauer</i>	
Synergistic Built-In ECC Repair (BIER) Technique for Enhancing Yield and Reliability of Flash Memory	30
<i>Shyue-Kung Lu, Chun-Kai Chao, Kohei Miyase</i>	
Identification of Failing Flip-Flops with Triangular Test Response Compaction	34
<i>Grzegorz Mrugalski, Janusz Rajska, Maciej Trawka, Jerzy Tyszer</i>	
Automated Test Equipment Drift Characterization Based on Gauge Repeatability and Reproducibility	40
<i>Anand Venkatachalam, Ernst Aderholz, Matthias Sauer, Simon Schweizer, Matthias Werner, Ilia Polian</i>	
Automatic Test Pattern Generation for Printed Neuromorphic Circuits	46
<i>Tara Gheshlaghi, Priyanjana Pal, Alexander Studt, Michael Hefenbrock, Michael Beigl, Mehdi B. Tahoori</i>	
Optimized MBIST-Based MRAM Testing for Automotive MCUs to Achieve Superior Performance and Quality Assurance	52
<i>Vinayak Bharat Naik, Gregory Billus, Amit Kumar Shukla, Andre Vogel, Veit Kriegerstein, Patrick Scharf, Venkata Siva Komma, Johannes Mueller, Thomas Merbeth, Ralf Flemming, Ingolf Lorenz, Muthu Kumaran Nambi, Ee Ee Yeoh, Hemavathi Chaya, Siddharth Gupta, Yentsai Huang, Sushma Sambatur, Joerg Winkler, Tom Andre, Shane Hollmer, Steven Soss, Jongsin Yun, Wei Zou, Harshitha Kodali, Luc Romain, Albert Au, Lori Schramm, Martin Keim</i>	

Dependable Neuromorphic Computing-In-Memory Architectures	56
<i>Farhad Merchant, Ankit Bende, Markus Fritscher, Shahar Kvatinisky, Simranjeet Singh, Vikas Rana, Regina Dittmann, Keerthi Dorai Swamy Reddy, Christian Wenger, Fouwad Jamil Mir, Mottaqiallah Taouil, Manil Dev Gomony, Said Hamdioui, Henk Corporaal</i>	
Non-Uniform Error Correction for Hyperdimensional Computing Edge Accelerators	66
<i>Mahboobe Sadeghipour Roodsari, Surendra Hemaram, Mehdi B. Tahoori</i>	
An Integrated Framework for Aging Analysis Based on an Age-Aware Cell Library	72
<i>Amirmahdi Joudi, Negin Safari, Fatemeh Mohammadzadeh, Katayoon Basharkhah, Fatemeh Sheikhsheaei, Zainalabedin Navabi</i>	
FastGDBN: A GPU-Accelerated DNN for Identifying Good Dies in Bad Neighborhoods	78
<i>Yu-Heng Tsao, Yu-Guang Chen</i>	
Computing with Printed and Flexible Electronics	84
<i>Mehdi B. Tahoori, Emre Ozer, Georgios Zervakis, Konstantinos Balaskas, Priyanjana Pal</i>	
Robust Pattern Generation for Small Delay Faults Under the Impact of Variations	93
<i>Hanieh Jafarzadeh, Sybille Hellebrand, Hans-Joachim Wunderlich</i>	
Early Result Capture: Racing Conditions in Pipeline Due to Clock Glitches	95
<i>Roua Boulifa, Paolo Maistri, Giorgio Di Natale</i>	
Multi Coefficient CPA on a Black Box Hardware Implementation of CRYSTALS-Kyber	101
<i>Tarick Welling, Maël Gay, Ilia Polian</i>	
Machine Learning-Assisted Side-Channel Analysis for Software Integrity Verification	107
<i>Niklas Lindskog, Håkan Englund, Jakob Sternby, Elena Dubrova</i>	
European Test Symposium Teams: An Anniversary Snapshot	113
<i>M. Jenihhin, J. Raik, A. Jutman, N. Cherezova, R. Ubar, L. Miclea, S. Enyedi, I. Stefan, O. Stan, C. Corches, Z. Peng, P. Eles, R. Drechsler, S. Eggersgluß, G. Fey, A. Glowatz, D. Tille, G. Gielen, A. Coyette, W. Dobbelaere, R. Vanhooren, P.-Y. Chuang, E. J. Marinissen, G. Di Natale, M. Barragan, P. Maistri, S. Mir, E.-I. Vatajelu, P. Bernardi, S. Di Carlo, P. Prinetto, M. Sonza Reorda, M. Violante, H.-G. Stratigopoulos, M. K. Michael, S. Neophytou, S. Hadjitheophanous, K. Christou, M. Skitsas, A. Bosio, B. Deveautour, P. Girard, M. Traiola, A. Virazel, F. Fernandes Dos Santos, A. Kritikakou, G. Casagrande, M. Vallerio, F. Vella, P. Rech, L. M. Bolzani Poehls, M. Krstic, M. Andjelkovic, F. Vargas, G. Tshagharyan, G. Harutyunyan, V. Vardanian, S. Shoukourian, Y. Zorian, J. Dworak, K. Nepal, T. Manikas, M. Taouil, M. Fieback, A. Gebregiorgis, R. Bishnoi, S. Hamdioui, A. Chatterjee, A. Saha, S. Komarraju, K. Ma, C. Amarnath, M. Tahoori, M. Mayahinia, M. Rajabalipanah, K. Basharkhah, N. Nosrati, Z. Jahanpeima, Z. Navabi, H.-J. Wunderlich, S. Hellebrand</i>	
Anniversary Panel "Three Decades of the European Test Symposium and the Road Ahead"	161
<i>Maksim Jenihhin, Elena-Ioana Vatajelu, Hans-Joachim Wunderlich, Jennifer Dworak, Annachiara Ruospo, Jeff Rearick, Matteo Souza Reorda, Yervant Zorian, Said Hamdioui</i>	
Fault-Tolerant Quantum Computing: Why the ETS Community Should Get Involved!	162
<i>Robert Wille</i>	
BISSEL: Built-In Self Security Via Embedded Sensors for Reproducible Side-Channel Leakage Assessment	163
<i>Md Toufiq Hasan Anik, Hasin Ishraq Reefat, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi</i>	

Security Risks in AI Accelerators: Detecting RTL Vulnerabilities to Model Theft with Formal Verification	169
<i>Mohamed Shelkamy Ali, Lucas Deutschmann, Johannes Müller, Anna Lena Duque Antón, Mohammad Rahmani Fadiheh, Dominik Stoffel, Wolfgang Kunz</i>	
Securing Reconfigurable Scan Networks Against Data Sniffing and Data Alteration Attacks.....	175
<i>Joel Åhlund, Markus Törmänen, Mikael Kerttu, Pamela Svensson, Torbjörn Månefford, Christian Johansson, Erik Larsson</i>	
Self-Aware Silicon: Enhancing Lifecycle Management with Intelligent Testing and Data Insights	181
<i>Fabian Vargas, Marko Andjelkovic, Milos Krstic, Anirban Kar, Swati Deshwal, Yogesh S. Chauhan, Hussam Amrouch, Daniel Tille, Sebastian Huhn</i>	
LLM-Aided Test Generation for Custom Neural Network Hardware Accelerators	191
<i>Federico Nicolás Peccia, Tobias Hald, Oliver Bringmann</i>	
Confidence Driven Compact Testing of Compute-In-Memory Based Language Models	197
<i>Anurup Saha, Chandramouli Amarnath, Kwondo Ma, Abhijit Chatterjee</i>	
On the Fault Sensitivity of Natural Language Embeddings Computation.....	203
<i>Sumeet Sapkal, Ussama Zahid, Giulio Gambardella, Haralampos-G. Stratigopoulos, Brian Clerkin</i>	
Testing Functional Interfaces and Complex PADs Within Multi-Die Packages with IEEE P3405	209
<i>Anshuman Chandra, Nir Sever, Martin Keim</i>	
On the Trustworthiness of Spiking Neural Networks and Neuromorphic Systems.....	213
<i>Theofilos Spyrou, Haralampos-G. Stratigopoulos, Ihsen Alouani, Said Hamdioui, Anteneh Gebregiorgis</i>	
Rethinking Silicon Test to Reduce DPPM and Silent Data Corruption.....	223
<i>Sreejit Chakravarty</i>	
Structural Testing of a RRAM-Based AI Accelerator Core.....	224
<i>Emmanouil Anastasios Serlis, Hanzhi Xun, Mottaqiallah Taouil, Said Hamdioui, Moritz Fieback</i>	
In-Field Monitoring and Preventing Read Disturb Faults in RRAMs	230
<i>Hanzhi Xun, Moritz Fieback, Sicong Yuan, Changhao Wang, Erbing Hua, Hassen Aziza, Leticia Bolzani Poehls, Riccardo Cantoro, Rajendra Bishnoi, Mottaqiallah Taouil, Said Hamdioui</i>	
Physical Unclonable Functions (PUFs): Foundations, Evaluation, and Testing for Secure Hardware Systems.....	236
<i>Sergio Vinagrero Gutierrez, Giorgio Di Natale, Elena-Ioana Vatajelu</i>	
Heterogeneous Integration of Advanced CMOS and Emerging Devices: Challenges and Solutions.....	246
<i>Leticia M. Bolzani Pöhls, André L. Chinazzo, Mahdi Benkhelifa, Anirban Kar, Hussam Amrouch, Milos Krstic</i>	
MTMS: Age-Aware Multi-Task Multi-Layer Stacking for SSD Failure Prediction.....	255
<i>Guo Li, Zijun Jing, Jing Li, Jianli Ding</i>	
Reliability Under Stress: The Impact of Localized Aging on RO-PUF Architectures in FPGAs.....	259
<i>Aghiles Douadi, Elena-Ioana Vatajelu, Paolo Maistri, David Hély, Vincent Beroulle, Giorgio Di Natale</i>	

Synthesizing 56 Gbps NRZ Test Signals Using FPGAs and SiGe Logic.....	263
<i>David Keezer, Cao Wang, Shengbo Liu</i>	
FSMlock: Defending Against Oracle-Based Sequential Logic-Locking Attacks Under Output-Corruption Requirements	267
<i>Ioannis Stavrinou, Christos Chalagiannis, Emmanouil Kalligeros</i>	
Silent Data Corruption: DRAM Root Causes and Ways of Improving Test Quality Towards 0ppm	271
<i>Chenyu Fang, Peter Poehmueller</i>	
SiFFS: A Scalable in-Fault Functional Simulation Framework for Fault Criticality Analysis	275
<i>R S Haripriya, Naveen Kollepara, Jaynarayan T Tudu</i>	
Optimizing RO-PUFs: A Filtering Approach to Reliability and Entropy Trade-offs.....	279
<i>Vasilii Kulagin, Giorgio Di Natale, Elena-Ioana Vatajelu</i>	
Local Trimming Method for Enhancing the Read Reliability of STT-MRAMs.....	283
<i>Pei-Yun Lin, Jin-Fu Li</i>	
Pin Electronics for Instrumentation and Automated Test Equipment: Challenges and Solutions	287
<i>Sandeep D'Souza, Matthew Getz, Patrick Sullivan, Joseph Peraza, Gerwin Veltink, Paul Van Ulsen</i>	
Design-For-Test and Calibration for Silicon Photonics Using Ring Resonators and Wavelength Division Multiplexing	291
<i>Pratishtha Agnihotri, Lawrence Schlitt, Priyank Kalla, Steve Blair</i>	
A Novel BIST Method for Multi-Port Register Files	297
<i>Andy Chen, Vianney Choserot, Munish Kumar, Khushal Gelda, Shreyas Pramod Dixit, Wei Zou, Jongsin Yun, Harshitha Kodali, Albert Au, Lori Schramm, Martin Keim</i>	
MBIST-Guided Reliability Improvement Scheme for SRAM-based Computation in Memory.....	303
<i>Sina Bakhtavari Mamaghani, Jongsin Yun, Martin Keim, Mehdi Tahoori</i>	
AI-Assisted Framework for Real-Time Monitoring and Management of Probe Cards in Electrical Wafer Sort Applications.....	309
<i>Mehdi Bejani, Davide Appello, Marco Mauri, Simone Todaro, Stefano Mariani</i>	
Large Language Models (LLMs) for Verification, Testing, and Design.....	313
<i>Chandan Kumar Jha, Muhammad Hassan, Khushboo Qayyum, Sallar Ahmadi-Pour, Kangwei Xu, Ruidi Qiu, Jason Blocklove, Luca Collini, Andre Nakkab, Ulf Schlichtmann, Grace Li Zhang, Ramesh Karri, Bing Li, Siddharth Garg, Rolf Drechsler</i>	
Extendable E2I-TEST for Chiplet-based Inter-die Interconnects	323
<i>Po-Yao Chuang, Erik Jan Marinissen</i>	
DFT Techniques for Efficient 3D IC Interconnect Test for Chiplet and Multi-Die Package.....	329
<i>Anshuman Chandra, Chi-Chun Yang, Quoc Phan, Martin Keim</i>	
FLARE: Fault Attack Leveraging Address Reconfiguration Exploits in Multi-Tenant FPGAs	335
<i>Jayeeta Chaudhuri, Hassan Nassar, Dennis R. E. Gnad, Jörg Henkel, Mehdi B. Tahoori, Krishnendu Chakrabarty</i>	

Author Index