

Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen; 28. Workshop (MBMV 2025)

ITG-Fachbericht 320

Rostock, Germany
11-12 March 2025

ISBN: 979-8-3313-2315-8

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2025) by VDE VERLAG GMBH
All rights reserved.

Printed with permission by Curran Associates, Inc. (2025)

For permission requests, please contact VDE VERLAG GMBH
at the address below.

VDE VERLAG GMBH
Bismarckstr. 33
P.O.B. 12 01 43
10625 Berlin, Germany

Phone: +49 30 34 80 01 - 0
Fax: +49 30 34 80 01 - 9088

kundenservice@vde-verlag.de

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

Inhaltsverzeichnis

Session 1: Testing

Using Computational Stress to Derive Stress Robustness and Timing Behaviors on Hard Real-Time Operating Systems	1
Max Brand ¹ , Albrecht Mayer ¹ and Frank Slomka ²	
¹ <i>Infineon Technologies AG</i>	
² <i>Ulm University</i>	
Towards Semantic Abstraction of Test Programs	13
Matthias Sauppe ¹ , Ulrich Heinkel ¹ and Daniel Manns ²	
¹ <i>TU Chemnitz</i>	
² <i>Presto Engineering</i>	
RVVTS: A Modular, Open-Source Framework for Positive and Negative Testing of the RISC-V 'V' Vector Extension (RVV)	20
Manfred Schlägl and Daniel Große	
<i>Johannes Kepler University, Linz</i>	

Session 2: Virtual Prototyping and Simulation

Symbolic Execution of Unmodified SystemC Peripherals	23
Karl Aaron Rudkowski, Sallar Ahmadi-Pour and Rolf Drechsler	
<i>University of Bremen</i>	
Minimizing simulation effort during temporal distribution analysis in real-time systems	27
Andre Gaschler and Frank Slomka	
<i>Ulm University</i>	
Verilator and FireSim RTL Simulations on a HPC Cluster: A Comparative Case Study	35
Kai Arne Hannemann, Hüseyin Berke Bütün, Wolfgang Mueller and Christoph J. Scheytt	
<i>Paderborn University</i>	
Towards Non-Intrusive SystemC Checkpointing for Digital Virtual Prototypes.....	41
Deepak Ravibabu ¹ , Muhammad Hassan ¹ , Thilo Vörtler ² , Karsten Einwich ² , Rolf Drechsler ³ and Daniel Große ⁴	
¹ <i>Cyber-Physical Systems, DFKI GmbH</i>	
² <i>COSEDA Technologies GmbH</i>	
³ <i>University of Bremen</i>	
⁴ <i>Johannes Kepler University, Linz</i>	

Session 3: Architectures and System Modeling

Latency-Constrained Neural Architecture Search for U-Nets on Graphics Processing Units.....	52
Stefan Groth ¹ , Christian Heidorn ¹ , Moritz Schmid ² , Jürgen Teich ¹ and Frank Hannig ¹	
¹ <i>Friedrich-Alexander-Universität Erlangen-Nürnberg</i>	
² <i>Siemens Healthineers</i>	

Design Exploration für RISC-V Prozessoren zur Optimierung von Erklärbarkeit für Maschinelles Lernen	61
Johannes Rust, Rolf Drechsler and Serge Autexier	
<i>DFKI Bremen</i>	
Improving Design Generation by Interface Configuration Propagation.....	65
Natalie Simson, Paritosh Kumar Sinha and Wolfgang Ecker	
<i>Infineon Technologies AG</i>	
Exploration of Clock and Power Gating Tradeoffs for the Design of Self-Powering Dataflow Networks	73
Abrarul Karim, Joachim Falk and Jürgen Teich	
<i>Friedrich-Alexander-Universität Erlangen-Nürnberg</i>	
Platform-Aware RTL Generation: Bridging the Gap between Design and Implementation	83
Mohamed Badawy ^{1,2} , Nicolas Gerlin ¹ , Paritosh Kumar Sinha ¹ , Endri Kaja ¹ , Jad Al Halabi ¹ , Stephanie Ecker ^{1,3} , Natalie Simson ^{1,2} and Wolfgang Ecker ^{1,2}	
¹ <i>Infineon Technologies AG</i>	
² <i>Technical University of Munich</i>	
³ <i>CHIPGLOBE GmbH</i>	

Session 4: Specification and Code Generation

Enhancing LLM-Generated Hardware Documentation: Post-Processing and Prompt Engineering Techniques.....	90
Robert Kunzelmann ^{1,2} , Saruni Fernando ^{1,3} and Wolfgang Ecker ¹	
¹ <i>Infineon Technologies AG</i>	
² <i>Technical University of Munich</i>	
³ <i>Rosenheim Technical University of Applied Sciences</i>	
Erfassung und Austausch prozessspezifischer Anforderungen entlang der Wertschöpfungskette.....	98
Franziska Mayer, Christian Schott, Davis John Chellappa, Erik Markert and Ulrich Heinkel	
<i>Technical University of Chemnitz</i>	
Rustifying Embedded Software Development: A Model-Based Code Generation Approach for Auto-Generation of C and RUST	105
Raphael Kunz ^{1,2} , Mayuri Bhadra ^{1,2} , Stephanie Ecker ^{1,2,3} and Wolfgang Ecker ^{1,2}	
¹ <i>Infineon Technologies AG</i>	
² <i>Technical University of Munich</i>	
³ <i>CHIPGLOBE GmbH</i>	
Parameterized Construction and Constraint-Driven Validation of Formal Hardware Specifications for Efficient Code Generation	113
Robert Kunzelmann ^{1,2} , Maximilian Berger ^{1,2} and Wolfgang Ecker ¹	
¹ <i>Infineon Technologies AG</i>	
² <i>Technical University of Munich</i>	

Session 5: Formal Verification and Security

VeriCHERI: Exhaustive Formal Security Verification of CHERI at the RTL..... 122

Anna Lena Duque Antón¹, Johannes Müller¹, Philipp Schmitz¹, Tobias Jauch¹, Alex Wezel¹, Lucas Deutschmann¹, Mohammad Rahmani Fadiheh², Dominik Stoffel¹ and Wolfgang Kunz¹

¹RPTU Kaiserslautern-Landau

²Stanford University

Hardware Trojan Detection using Formal Verification and Automation..... 126

Czea Sie Chuah¹, Christian Appold² and Tim Leinmüller²

¹Technical University of Munich

²DENSO AUTOMOTIVE Deutschland GmbH

Coverage Metrics for Security Property Verification: A Novel Approach..... 130

Jaimini Nagar¹, Thorsten Dworzak¹, Sebastian Simon¹, Ulrich Heinkel² and Djones Lettnin¹

¹Infineon Technologies AG

²Technical University of Chemnitz

Embedding Modulo Counter Circuits for their Polynomial Formal Verification..... 138

Caroline Dominik and Rolf Drechsler

University of Bremen, Germany

Session 6: System Analysis

Data-Driven Probabilistic Evaluation of Logic Properties with PAC-Confidence on Mealy Machines..... 142

Swantje Plambeck¹, Ali Salamati², Eyke Hüllermeier² and Goerschwin Fey¹

¹Hamburg University of Technology

²Ludwig Maximilian University Munich

Dead-Code Detection with IC3 using SMT-LIBv2 Solvers..... 150

Lukas Mentel¹, Tobias Seufert², Karsten Scheibler¹ and Christoph Scholl²

¹BTC Embedded Systems AG

²University of Freiburg

Efficient Hierarchical Decomposition of Repetitive Traces for ML-Driven Analysis..... 160

Johannes Knödtel and Marc Reichenbach

University of Rostock

Information Flow Analysis - Understanding the Trade-Offs between Static and Dynamic Analysis 169

Lutz Schammer, Gianluca Martino and Goerschwin Fey

Hamburg University of Technology

Demo

Open-Source Software for Heaviside Real-Time Analysis..... 173

Iwan Feras Fattohi¹, Christian Prehofer² and Frank Slomka¹

¹Ulm University

²Technical University of Munich