

2025 International Conference on IC Design and Technology (ICICDT 2025)

**Lecce, Italy
23-25 June 2025**



**IEEE Catalog Number: CFP25412-POD
ISBN: 979-8-3315-2462-3**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25412-POD
ISBN (Print-On-Demand):	979-8-3315-2462-3
ISBN (Online):	979-8-3315-2461-6
ISSN:	2381-3555

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SESSION A – ADVANCED MATERIALS AND PROCESSING TECHNOLOGIES

A4 - Evaluation of Indium Contamination in CMOS Lines in Context of Superconducting Integrated Circuits	1
<i>Annika F. Wandesleben, Elena Schrötke, Robert Krause, Nora Haufe, Marcus Wislicenus, Benjamin Lilienthal-Uhlig, Carla Vogt</i>	
A5 - A High-Sensitive Triboelectric Vibration Sensor for Real-Time Machinery Condition Monitoring.....	N/A
<i>P. Chen, P. Huang, R. He, Y. Wang, H. Lei, C. Zhao</i>	

SESSION B – EMERGING TECHNOLOGIES

B3 - A Comprehensive Electronic Platform for Precision Agriculture Integrating Aerial and Ground Nodes: A Practical Case Study	9
<i>Nicola Savino, Pierfrancesco Losito, Leonardo D'Alessandro, Sergio Selicato, Angelo Calicchio, Gaetano Mauro, Alessandro Melacarne, Angelo Galiano</i>	
B4 - Adaptive Mixed Signal Circuit Design for Real Time Process Control in Industrial Applications.....	13
<i>Nicola Savino, Pierfrancesco Losito, Massimiliano Zingrillo, Sergio Selicato, Angelo Calicchio, Nicolangelo De Vincenzo, Angelo Galiano</i>	

SESSION C – CRYO-CMOS CIRCUITS

C2 - Empirical FinFET Cryo-Model Oriented to Integrated Circuits Design.....	17
<i>Ifra Saeed, Gianni Bosi, Ciro Esposito, Federico D'Aniello, Edoardo Charbon, Andrea Baschiroto, Valeria Vadalà</i>	
C3 - A 4 GHz to 6 GHz LNA Design in 12-nm FinFET for Quantum Computing	21
<i>Federico D'Aniello, Ciro Esposito, Gianni Bosi, Marcello De Matteis, Andrea Baschiroto, Valeria Vadalà</i>	

SESSION D – SENSORS

D3 - A Machine-Learning-Enhanced System Leveraging Spread-Spectrum Excitation of CNT-Based Textile Sensors for Ammonia Detection	25
<i>Antonio V. Radogna, Silvia Casalnuovo, Daniela Caschera, Simone Quaranta, Domenico Caputo, Giuseppe Grassi</i>	
D4 - A 256x256 SPAD Imager Architecture with Multi-Functional Pixel and High Temporal Aperture for Quantum Imaging Applications	29
<i>Thomas Corradino, Enrico Manuzzato, Alessandro Tontini, Andrea Bonzi, Luca Parmesan, Roberto Passerone, Leonardo Gasparini</i>	
D5 - Interconnect Simulation using Padé Approximation for Image Sensors	33
<i>Gianpietro Maddinelli, Alessandro Tontini, Leonardo Gasparini</i>	

D6 - System Analysis of a SMOX Sensor Impedance Spectroscopy Interface Based on Chopper Stabilized Amplifier with Correlated Multiple Sampling.....	37
<i>Antonio Zappatore, Leonardo Gasparini, Massimo Gandola, Jacopo Quercia, Stefano D'Amico</i>	

SESSION E – DIGITAL CIRCUITS

E2 - Dual-Mode PUF and TRNG Design with Ring Generator on 180nm CMOS.....	41
<i>Tuan-Kiet Dang, Khai-Duy Nguyen, Trong-Thuc Hoang, Cong-Kha Pham</i>	
E3 - A Digital Imager Architecture with On-Chip Compression for High-Speed Imaging Applications.....	45
<i>Enrico Manuzzato, Roberto Passerone, Leonardo Gasparini</i>	

SESSION F – MEMORIES

F3 - Cost-Effective High-Speed DRAM Testing: Circuit-Level Enhancements with Clock Multiplication and ECC.....	49
<i>Kyungjun Lee, Juyeob Lee, Eunil Park</i>	
F4 - Design for Reliability of Multi-Bit Operations in RRAM-Based SIMPLY Logic-in-Memory Circuits	53
<i>Tommaso Zanotti, Erika Borellini, Massimo Vatalaro, Vincenzo Maccaronio, Paolo Pavan, Raffaele De Rose, Francesco M. Puglisi</i>	
F5 - Design of a Temperature-Aware Voltage Generator for 2-Bit Read Operation in STT-MRAM Based SIMPLY Architecture.....	57
<i>Massimo Vatalaro, Vincenzo Maccaronio, Tommaso Zanotti, Erika Borellini, Felice Crupi, Francesco M. Puglisi, Raffaele De Rose</i>	
F7 - Enhanced Ferroelectricity in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Thin Films by NLA at Intermediate Laser Energy Density	61
<i>David Lehninger, Tianren Zhang, Peter Reinig, Justine Barbot, Mathieu Opprecht, Sébastien Kerdiles, Laurent Grenouillet, Konrad Seidel, Maximilian Lederer</i>	

SESSION G – MEMRISTORS TECHNOLOGY AND NEUROMORPHIC CIRCUITS

G3 - Memristive Model of a Sb_2Se_3 Solar Cell	65
<i>Didac Vega, Rodrigo Picos, Angel Rodríguez, Yash Gupta, Oscar Camps, Edgardo Saucedo, Carola De Benito, Jordi Llorca, Stavros G. Stavrinides, Enrique Miranda</i>	
G4 - Memristors Based on Two-Dimensional Layered Halide Perovskites for Neuromorphic Computing.....	69
<i>Yutong Wu, Shirong Huang, Luis Antonio Panes-Ruiz, Alon Ascoli, Ronald Tetzlaff, Gianaurelio Cuniberti</i>	
G5 - Low-Latency Coupling Convolutional Reservoir for Neuromorphic Recognition Based on Ion Migration.....	N/A
<i>Z. Zhao, Q. Wang, S. Huang, K. Fan, Y. Ding, J. Shen, Z. Xu, R. Li, I. Mitrovic, Q. Liu, C. Zhao</i>	
G6 - Quantum Dots Modified High Response Metal Oxide Synapses for Optoelectronic Vision Recognition	N/A
<i>J. Zhang, H. Lei, Z. Dong, Y. Zhang, H. Wang, X. Xia, J. Shen, Z. Xu, C. Zhao, E. Lim, X. Tu</i>	

G7 - Analog Integrate-and-Fire Neuron in 7 nm FinFET Technology	81
<i>Lorenzo Stevenazzi, Andrea Baschiroto, Marcello De Matteis</i>	
G8 - Influence of Reduced Numerical Precision in Spiking Neural Network Hardware Implementation.....	85
<i>Mattia Tambaro, Alessio Radaelli, Lorenzo Stevenazzi, Andrea La Gala, Mirco Malanchini, Marcello De Matteis</i>	

SESSION H – RF CIRCUITS AND DEVICES

H3 - Two 6 GHz RO PLLs with -254 dB and -243 dB FOM and 0.0016-mm ² and 0.0048 mm ² Area	89
<i>Markus Dietl, David Bachmayer, Ralf Brederlow</i>	
H4 - A 600 MHz, 3.57 ps _{RMS} Jitter, 1.8 mW Power Consumption Phase Locked Loop in 12nm FinFET	93
<i>Matteo Chiariello, Marco Privitera, Andrea La Gala, Alfio Dario Grasso, Marcello De Matteis</i>	

SESSION I – ANALOG TECHNIQUES I

I1 - Energy-Efficient Sensor Interface Circuits for Biomedical Applications	97
<i>Hesam O. Ghiasi, Taekwang Jang</i>	
I2 - 1 MHz Modulation Frequency 28 nm CMOS 1ng Sensitivity Analog Front-End for Nanogravity Accelerometers in Aerospace Applications.....	101
<i>Fabio D'Ottavi, Mattia Tambaro, Mirco Malanchini, Marcello De Matteis</i>	
I3 - Design Exploration of CMOS Coupled Oscillator-Based Ising Machines	105
<i>Ma D. M. G.-J. Mañas, Alejandro D. F. Schrunder, Dagur I. Albertsson, Ana Rusu</i>	
I4 - A 3-V, 72-μW and 0.042-mm ² Active-Area Dynamic Comparator in Flexible TFT Technology	109
<i>Muhammad Z. Naveed, Marco Privitera, Alfio D. Grasso, Gianluca Giustolisi</i>	

SESSION J – ANALOG TECHNIQUES II

J1 - A 5.06 ppm/°C, -81.5 dB-PSRR, 4.85 μA Bandgap Reference with Curvature Correction in 55nm CMOS.....	113
<i>Francesco Spreafico, Luca Sant, Richard Gaggl, Andrea Baschiroto</i>	
J2 - A Low-Power Supply-Independent Analog Clock Frequency Divider for About 100 Division Factor.....	117
<i>Lorenzo Pulcini, Paolo Del Croce, Andrea Baschiroto</i>	
J3 - Comparison of Self-Biased Differential Input Stages for OTAs in 0.6-μm Flexible-Substrate Technology	121
<i>Muhammad O. Shah, Marco Privitera, Gianluca Giustolisi, Salvatore Pennisi</i>	
J4 - Push-Pull Current Mode Filters in 65 nm CMOS Technology.....	125
<i>Stefano D'Amico, Alessio Luongo, Christophe Genevois</i>	

SESSION K – DATA CONVERTERS

K1 - A 5 V_{pp} 10-Bit 100 MS/s Current-Steering DAC as MZM Drivers of PNN Systems	129
<i>L. S. S. P. K. Chodiseti, Chen-Wei Yen, Pradyumna Vellanki, Yung Hung, Chua-Chin Wang</i>	
K2 - A 10-Bit 100 MS/s V_{CM} -Based Switching Analog-to-Digital Converter for PNN Systems	133
<i>Pradyumna Vellanki, Yen-Jung Lin, U.-F. Chio, Chua-Chin Wang</i>	
K3 - A Complementary Bootstrapped Sampler for High-Frequency High-Resolution ADCs.....	137
<i>Alessia Ceroni, Gabriele Zanoletti, Enrico Albezzano, Andrea G. Bonfanti, Carlo Samori</i>	
K4 - Power-Reduction Technique for Time-to-Digital Converters in 28-nm CMOS Process.....	141
<i>Giacomo Tombolan, Carlo Samori, Andrea Bonfanti, Luca Bertulesi</i>	
K5 - A 8-Bit 100-MS/s SAR ADC with a Single-Side Capacitor Switching Procedure.....	N/A
<i>Rui Li, Shenjian Zhang, Jiaqi Liu, Yu Sun, Yuxin Guan, Chun Zhao</i>	

SESSION L – ESD PROTECTIONS, POWER MANAGEMENT, TEST AND RELIABILITY

L2 - A Monolithic Quasi-Resonant Switched-Capacitor Converter with Dual-Loop Time-Based Controller	149
<i>Mauro Leoncini, Gabriele Magni, Alessandro Dago, Massimo Ghioni</i>	
L3 - Analysis of Hybrid Dual-Path Step-Down Topology for High-Frequency, Integrated DC-DC Converters	153
<i>Domenico Frassetto, Stefano Cabizza, Matteo Agostinelli, Cristian Garbossa, Giorgio Spiazzi, Andrea Bevilacqua, Andrea Neviani</i>	
L4 - Development of General-Purpose Board for Debugging Test Solution for Dual-Channel Gate Drivers Up to 1200 Volts	157
<i>Syed A. A. Shah, Andrea Baschiroto</i>	

SESSION M – MODELING OF SYSTEMS AND DEVICES

M1 - Impact of the Inter-Fin Space on Stress Modulation and FinFET Transistor Performance	161
<i>Angelo Rossoni, Tomasz Brozek, Sharad Saxena, Rajesh Khamankar, Zsolt M. Kovacs-Vajna</i>	
M2 - Time-Based EIS Approach for State-of-Charge Assessment of Li-Ion Battery Cells in Automotive Applications: A Simulation Study.....	165
<i>Antonio V. Radogna, Francesco Sciatti, Arianna Morciano, Riccardo Amirante, Giuseppe Grassi</i>	
M3 - A Hardware-Friendly Data Compression Algorithm for SPAD-Based d-ToF Systems	169
<i>Sohaib I. Abbasi, Alessandro Tontini, Roberto Passerone, Leonardo Gasparini</i>	
M4 - Versatile Development of Test-Hardware in a SystemC-AMS Virtual Testing Framework	173
<i>Davide Turossi, Andrea Baschiroto</i>	
M5 - Multi-Domain System-Level Mathematical Modeling of Energy-Management System with High Accuracy	177
<i>Mingyang Wang, Xiaowen Tong, Fan Yue, Lindong Wu, Xiaodong Huang</i>	

Author Index