

2025 32nd International Conference on Mixed Design of Integrated Circuits and System (MIXDES 2025)

**Szczecin, Poland
26-27 June 2025**



**IEEE Catalog Number: CFP25MIX-POD
ISBN: 979-8-3503-9291-3**

**Copyright © 2025, Lodz University of Technology
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25MIX-POD
ISBN (Print-On-Demand):	979-8-3503-9291-3
ISBN (Online):	978-83-63578-28-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Preface	3
A Tribute to Professor Andrzej Napieralski: His Life, Work, and Legacy	5
Table of Contents	9
General Invited Papers	
AI for Processors, Processors for AI: Going New Ways for Processor Architectures	15
<i>M. Hübner (Brandenburg Univ. of Techn. Cottbus - Senftenberg, Germany)</i>	
Electronic Control Systems for Ion Trap Quantum Computers	18
<i>G. Kasprovicz (Warsaw Univ. of Techn., Poland)</i>	
Mixed Mode: More than Analog and Digital	21
<i>R.S. Murphy, R. Torres (INAOE, Mexico)</i>	
Modern Challenges in Hardware Design	26
<i>M. Zmuda (Intel Technology, Poland)</i>	
Advancing FOSS Compact Modelling: From OTF Transistors to Mott Memristors	
A Generic Approach for Compact Modeling of Variability and Low-Frequency Noise in Organic Thin-Film Transistors	33
<i>A. Kloes, G. Darbandy (THM Univ. of Applied Sciences, Germany), B. Iñíguez (Univ. Rovira i Virgili, Spain), A. Nikolaou (THM Univ. of Applied Sciences, Germany and Univ. Rovira i Virgili, Spain)</i>	
Extraction of Open-Access-PDK Active Inductance Parameters with FOSS Tools	36
<i>M. Brinson (London Metropolitan Univ., UK)</i>	
Artificial Intelligence in Electronic Systems	
Anomaly Detection on the Edge: Comparison of Reconstruction and Classification Based Approaches	45
<i>Ł. Grzymkowski, T. Cejrowski (Arrow Electronics, Poland), T. Stefański (Gdansk University of Technology, Poland)</i>	
Application of Dual-Q TQWT for Atrial Fibrillation Detection with Three-Layered Neural Network	51
<i>T. Pander (Silesian Univ. of Techn., Poland)</i>	
Application of Modified Particle Swarm Optimization Algorithm in FIR Filter Design	57
<i>K. Pipka (Gdańsk Univ. of Techn., Poland), T. Talaśka (Gdańsk Univ. of Techn. and Bydgoszcz Univ. of Science and Techn., Poland), R. Długosz (Bydgoszcz Univ. of Science and Techn. and Aptiv Services, Poland), W. Pedrycz (Univ. of Alberta, Poland)</i>	
Design Flow for AI-driven Medical Systems Demonstrated through an Example in Dental Imaging Analysis	62
<i>M. Fechner, K. Śniatała, P. Śniatała (Poznan Univ. of Techn., Poland), S. Ren (San Diego State Univ., USA), R. Śniatała, T. Pawlaczyk (Poznan Univ. of Medical Sciences, Poland)</i>	
Edge Computing of Human Poselet	68
<i>T. Byrwa, J. Kłopotek Głowczewski, M. Czubenko (Gdansk Univ. of Techn., Poland)</i>	
Evaluating Device Variability in RRAM-Based Single- and Multi-Layer Perceptrons	74
<i>A. Blumenstein (THM Univ. of Applied Sciences, Germany and Univ. Rovira i Virgili, Spain), E. Pérez, C. Wenger (IHP Frankfurt (Oder) and Brandenburg Univ. of Techn. Cottbus - Senftenberg, Germany), N. Dersch (THM Univ. of Applied Sciences, Germany and Univ. Rovira i Virgili, Spain), A. Kloes (THM Univ. of Applied Sciences, Germany), B. Iñíguez (Univ. Rovira i Virgili, Spain), M. Schwarz (THM Univ. of Applied Sciences, Germany)</i>	
1 Design of Integrated Circuits and Microsystems	
CMOS OTA for Detector Readout Electronics Integrator in the ALICE FIT Project	81
<i>J. Miszczyński, P. Ofinowski, A. Laczewski, M. Grzegorzec, I. Brzozowski, C. Worek, P. Wiącek, P. Russek, J. Kitowski (AGH Univ. of Krakow, Poland), J. Otwinowski (Inst. of Nuclear Physics, Poland)</i>	

Design Considerations for Integrated SiGe BiCMOS Phase-Locked Loops in the Millimeter-Wave Band	87
<i>F. Herzel, A. Ergintav, C. Carta, G. Fischer (IHP Frankfurt (Oder), Germany)</i>	
Design and Optimization of OTA-C Filters with Shared CMFB and Output Stages: Performance, Power, and Area Analysis	93
<i>H. Aleksyuk, O. Bogucki, P. Halman, B. Pankiewicz (Gdansk Univ. of Techn., Poland)</i>	
Design of the Charge-Sampling Multiplying PLL in CMOS 40 nm	98
<i>J. Zając, P. Kmon (AGH Univ. of Krakow, Poland)</i>	
Enhancing Test-Driven Development for Reconfigurable Hardware through High-Level Synthesis and Early-Stage Validation	103
<i>R. Diachok, H. Klym (Lviv Polytechnic National Univ., Ukraine)</i>	
FSMLock: Sequential Logic Locking Case Study	107
<i>J. LaPietra, M. Kurdziel (L3Harris Technologies, USA), M. Łukowiak (Rochester Inst. of Techn., USA)</i>	
Implementation of a PLL Loop Circuit for Frequency Synthesis in 65 nm CMOS Technology	112
<i>M. Tymińska (Warsaw Univ. of Techn., Poland), M. Kucharski (OmniChip Sp. z o.o., Poland), W. Pleskacz (Warsaw Univ. of Techn., Poland)</i>	
Optimum Design of a Mostly-Digital Fleischer-Laker Switched-Capacitor Bilinear Bandpass Filter in Standard CMOS Technology	117
<i>H. Serra, J.P. Oliveira, J. Goes (UNINOVA-CTS and NOVA FCT, Portugal)</i>	
Practical Implementation of Voltage-to-Current and Current-to-Voltage Converter in High Voltage SOI Technology	121
<i>M. Jankowski (Lodz Univ. of Techn., Poland)</i>	
Recording Channel Parameters Influence Analysis on Time-Related X-ray Based Measurements in CMOS 40 nm	126
<i>F. Książyc, P. Kmon (AGH Univ. of Krakow, Poland)</i>	
SHA-256 Hash Generator in Verilog HDL	131
<i>B. Rulka, P. Pieńczuk (Łukasiewicz - Inst. of Microelectronics and Photonics and Warsaw Univ. of Techn., Poland), W. Pleskacz (Warsaw Univ. of Techn., Poland)</i>	
SYNAPSE - A New Approach to Semi-automated Design of Ultra-low-power Application-specific Embedded Processors	135
<i>X. Ji, T. Kazmierski, B. Halak (Univ. of Southampton, UK)</i>	

2 Analysis and Modelling of ICs and Microsystems

Fractional Spurious Tones Analysis of the Space-Time Averaging PLL	143
<i>R. Wiliński, P. Gryboś (AGH Univ. of Krakow, Poland)</i>	
High-Level Modeling of RF Power Amplifiers and Antenna Arrays for Efficient Over-the-Air Power Combination in RF Transceivers	150
<i>M. Diacu (Univ. Nova de Lisboa, Portugal), J. Guerreiro (Univ. Nova de Lisboa and Inst. de Telecomunicações, Portugal), J.P. Oliveira (Univ. Nova de Lisboa and UNINOVA-CTS, Portugal), P. Montezuma (Univ. Nova de Lisboa, Inst. de Telecomunicações and Koala Tech, Portugal), P. Viegas (Koala Tech, Portugal)</i>	
Reliability Analyses of Ultra-Low Voltage Analog Spiking Neurons	156
<i>G. Brandsteert, L. Van Brandt, D. Flandre (Univ. Catholique de Louvain, Belgium)</i>	

3 Power Electronics

A Thermal Behavior of Lateral (VESTIC) BJTs on SOI Substrate	163
<i>P. Mierzwiński (Warsaw Univ. of Techn., Poland)</i>	
Considerations on the Importance of Proper Modeling of Heat Transfer Coefficient Values	168
<i>M. Janicki (Lodz Univ. of Techn., Poland)</i>	
Influence of the Cooling System on Characteristics of Power LEDs in COB Packages	172
<i>K. Górecki, P. Ptak, D. Płokarz (Gdynia Maritime Univ., Poland)</i>	

4 Signal Processing

Azure Kubernetes Service Design Principles in Machine Learning Systems	179
<i>Y. Bershchanskyi, H. Klym (Lviv Polytechnic National Univ., Ukraine)</i>	
High-Accuracy ECG Signal Acquisition Using a Power-Efficient 6-bit Level-Crossing ADC	184
<i>A. Amini (Univ. of Pavia, Italy), H. Norouzi Kalehsar (Urmia Univ., Iran)</i>	
Low Voltage, High Power Electronic Load Design for FPGA Current Draw Reproducing	188
<i>S. Przybył, P. Sarna, Z. Kulesza, M. Zubert (Lodz Univ. of Techn., Poland)</i>	
Recurrent LSTM Neural Networks for Language Modelling and Speech Recognition	193
<i>P. Kłosowski (Silesian Univ. of Techn., Poland)</i>	

5 Embedded Systems

A Survey and Practical Application of Ethernet-APL, PROFINET Network and HMI	201
<i>A. Lugli, A. Araújo, E.R. Neto, G.A. Vizotto, J.A. Barbosa, J.P. Paiva (INATEL, Brazil), T. Pimenta (Univ. Federal de Itajuba, Brazil)</i>	
Analysis of Selected Cryptographic Algorithms for Data Transmission in Airborne Networks	206
<i>S. Baliński, P. Śniatała, M. Sobieraj, A. Grocholewska-Czuryło (Poznan Univ. of Techn., Poland), J. Xie, S. Ren (San Diego State Univ., USA)</i>	
Comparative Survey Between Industrial Communication Protocols Applied in Hazardous Areas	211
<i>A. Lugli, A. Teixeira, J.P. Henriques, J.P. Paiva, J. Azevedo (INATEL, Brazil), T. Pimenta (Univ. Federal de Itajuba, Brazil)</i>	
Matlab Simulations in Performance Analysis of Storage Area Networks	216
<i>J. Nazdrowicz (Lodz Univ. of Techn., Poland), M. Tuszyńska (Cracow Univ. of Techn., Poland)</i>	
Index of Authors	223