2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD 2025)

Istanbul, Turkiye
7-10 July 2025

IEEE Catalog Number: CFP2510S-POD
ISBN: 979-8-3315-2396-1

Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP2510S-POD
ISBN (Print-On-Demand): 979-8-3315-2396-1
ISBN (Online): 979-8-3315-2395-4
ISSN: 2575-4874

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings.com

TABLE OF CONTENTS

ATOMIC: Automatic Tool for Memristive IMPLY Based Circuit-Level Simulation and Validation 1
Fabian Seiler, Peter M. Hinkel, Axel Jantsch, Nima Taherinejad

A 1 Gb/s PAM-8 Variable-Gain Transimpedance Amplifier (VG-TIA) in 180 nm CMOS Technology 5
Fikriye E. Karakuzu, Eray Kütük, Arda Yildiz, Irem Cömertoglu, Ali D. Güngördü, Mustafa B. Yelten

A Large Tuning-Range LC-VCO Design for Mixer-First Type Receivers 9
Emirhan Dilekoglu, Mustafa B. Yelten

An LLM-Assisted Analog IC Design Tool with Automatic Topology Selection and Circuit Sizing 13
Anh Nguyen, Chien-Nan Jimmy Liu

A Novel 10-18 GHz Current-Reuse Distributed Cascode Low-Noise Amplifier (LNA) Design 17
Yavuzhan Yavuz, Mustafa B. Yelten

Dark Current Analysis in Silicon PIN Photodetectors: TCAD, Lifetime and Statistical Process Control 21
Yigithan M. Kose, Utku Guney, Elcin Mert, Dilek Alimli

Implementation of a Linear LN-TIA with PMOS Resistors in a T-Network Configuration 25
Hakan Çetinkaya, Yasin Talay

Simulink-Based HDL Design: A Case Study on Harmonic Control Arrays Algorithm Realization 29
Akif Altintas, Muhammed Yusufoglu, Ugur Cini, Murat Dogruel

High-Speed, Low-Power Comparators Utilizing a Self-Cascode Configuration and a Dynamically Biased Preamplifier Technique 33
Mohammad Bayazi, Renato Negra

Power Amplifier Modeling Along with Hyperparameter Optimization of LSTM-Based DNN Through Multi-Verse Optimizer 37
Lida Kouhalvandi, Sercan Aygun, Serdar Ozoguz, Ladislau Matekovits, M. Hassan Najafi, Saeid Karamzadeh

A Comparative Study on the Incorporation of PVT Corner Conditions Within Reinforcement Learning-Based Analog IC Sizing Approaches 41
José Costa, Filipe Azevedo, Ricardo Martins

Design of Ultra Wideband Power Divider/Combiner and Comparison on Results of Measurement and Simulation Based on EM Solver Methods 45
Engin Cagdas, Hakan Cetinkaya, Oguzhan Kizilbey, Metin Yazgi

Application of the Expert Design Plan Methodology on an Ultra-Low-Power Sensor Frontend 49
Lorenz Renner, Ralf Sommer, Yannick Uhlmann

$^1/_2 C_{cell} V^2_{DD}$? An Energy Model for Compute-in-Memory SRAM Cells 53
Simon Wilhelmstätter, Joschua Conrad, Johannes Stark, Devanshi Upadhyaya, Maël Gay, Ilia Polian, Maurits Ortmanns

TERORO - Transient Effect Ring Oscillator and Ring Oscillator Configurable Hybrid PUF 57
A. Casado-Galán, J. Núñez-Martínez, E. Tena-Sánchez, F. E. Potestad-Ordóñez, A. J. Acosta

FET Modeling with Deep Neural Networks and GAN-Augmented Small Measurement Dataset 61
Milad Bafarassat, Melik Yazici, Korkut K. Tokgoz

Technology-Independent Layout Generator of Industry-Grade Power Devices Validated Down to 22-nm Nodes 65
Duarte Marques, Ricardo Martins, Marcelino Santos

Verification of RISC-V R-Type Instructions using a Custom Cocotb Based Approach 69
Sennur Güney, Ihsan Cicek

A Practical PCB-Based Framework for Spiking Neural Networks with a Half-Adder Example 73
Sevde V. Çikikci, Eren Örek, Ayhan Aysoy, Ali K. Özgen, Arda Yavuz, Tuba Ayhan

Efficient Parameter Reduction for Statistical Behavioral Modeling..... 77
Jan Rödel, Carna Zivkovic, Neha Chavan, Christoph Grimm

Dynamic Analysis of OOK Modulators using Eye Diagrams to Assess Data Rate and Output Matching..... 81
Ahmet Yelboga, Korkut K. Tokgoz

Towards a Reliable PUF using Organic Thin-Film Transistors 85
F. De Los Santos-Prieto, Deborah Eric, Marc Porti, R. Castro-Lopez, E. Roca, F. V. Fernandez, Montserrat Nafria

Inverse Analog IC Sizing and Exploration Through Diffusion Models and Structural Knowledge 89
Filipe Azevedo, Markus Leibl, Ricardo Martins, Helmut Graeb

An Energy-Efficient Analog Integrated Neural Network for Cirrhosis Patient Survival Prediction 93
Konstantinos Cheliotis, Vassilis Alimisis, Vasileios Moustakas, Zisis Foufas, Anna Mylona, Paul P. Sotiriadis

A Power-Efficient Analog Integrated Decision Tree Classifier for Machine Predictive Maintenance Classification 97
Vassilis Alimisis, Konstantinos Cheliotis, Vasileios Moustakas, Anna Mylona, Zisis Foufas, Paul P. Sotiriadis

EMSpice 2.1: A Coupled EM and IR Drop Analysis Tool with Joule Heating and Thermal Map Integration for VLSI Reliability 101
Subed Lamichhane, Haotian Lu, Sheldon X.-D. Tan

A Cost-Efficient Implementation of an SSVEP-Based Brain-Controlled Robotic Arm System 105
Hongliang Chen, Weiwei Shi

On the Exploration of Convolutional Variational Autoencoders for Analog Integrated Circuit Post-Placement Performance Regression 109
Carlos Almeida, Marco Oliveira, Ricardo Martins

An Efficient Framework for Fully Automated Post-Layout Simulation-Based Optimization.....113
Veeti Lahtinen, Altti Heikkinen, Santeri Porrasmaa, Aleksi Tamminen, Marko Kosunen

An Open-Source Environment for Evaluating Reinforcement Learning Algorithms for Analog IC Floorplanning 117
Till Moldenhauer, Yannick Uhlmann, Jürgen Scheible

Thermal Modeling of Silicon Photonic Waveguides 121
Matthias Thiele, Jens Lienig, Menglong He, Kambiz Jamshidi

Optically Powered Sub-1 dB Noise Figure CMOS LNA for Magnetic Resonance Imaging 125
Mert Sentürk, Günhan Dündar, Arda D. Yalcinkaya

Technology-Independent Local Mismatch Estimation using Precomputed Lookup Tables 129
Kareem H. Khattab, Muh-Dey Wei, Renato Negra

Behavioral Modeling of Analog Neural Networks Inference Circuits..... 133
Yasmine Abu-Haeyeh, Sascha Schmalhofer, Lars Hedrich

Enhancing Reinforcement Learning for the Floorplanning of Analog ICs with Beam Search..... 137
Sandro J. D. Rovere, Davide Basso, Luca Bortolussi, Mirjana Videnovic-Misic, Husni Habal

Circuit-Level Modeling and Simulation of Read Disturbance Phenomena: RowHammer and RowPress 141
Eda D. Demirel, Engin Afacan, Gunhan Dündar

Multimodal IoT Device Authentication using Behavioral and Physical Unclonable Functions and Kyber Public Key Encryption..... 145
Roberto Román, Rosario Arjona, Iluminada Baturone

Integration of CMOS Photodiode and Capacitive Charge Pump Circuits for On Chip Photovoltaic Energy Harvesting 149
Macit Uluda, Ali E. Oktem, Günhan Dündar, Arda D. Yalcinkaya

Efficient Guard Ring-Aware Placement for FinFET Analog Circuits with Diffusion Sharing 153
Shih-Yu Chen, Tzu-Hsiang Wei, Haoju Chang, Hung-Ming Chen, Chien-Nan Jimmy Liu

A Hysteretic-Controlled Digital LDO Regulator for Enhanced Load Transient Response 157
Kartikay M. Tripathi, Madhav Pathak, Sanjeev Manhas, Anand Bulusu

RadiSPICE-L: A Layout-Centric Tool for Radiation-Aware Analog Circuit Design..... 161
Ömer Y. Muhikanci, Kemal Ozanoglu, Engin Afacan, Günhan Dündar

A Comparative Study of Switch-Mode and Constant-Current Methods for High-Efficiency Neural Stimulation 165
Sergio Massaioli, Georges G. E. Gielen

A Low-Voltage, Low-Power CMOS Temperature Sensor Utilizing a Single PTAT-CTAT Current Loop 169
Tugce Karpuz, Kemal Ozanoglu, Sumer Can

Response Time Analysis of Thin Film Based Piezoresistive Pressure Sensor..... 173
Mehmet A. Ozkaya, Kaan Demirel, Tugberk T. Yolcu, Korkut K. Tokgoz

A Side-Channel Attack-Resilient Single-Slope ADC for Image Sensor Applications..... 177
Ceyda Körpe, Kareem Ahmad, Ece Öztürk, Kanishk Tihaiya, Ryanh Tran, Hyunsoo Yang, Junbin Yang, Günhan Dündar, Vincent J. Mooney, Kemal Ozanoglu

CAD Modeling of a Wafer-Level Packaging GaN Transistors for Electrothermal Simulation using the Finite Element Method 181
Mohamed Belguith, Sonia Eloued, Moncef Kadi, Jaleleddine B. H. Slama, Mahmoud Hamouda

Temperature Sensors in FPGA Based on Digital Nonlinear Oscillators for Improved Sensitivity..... 185
Raúl Aparicio-Téllez, Miguel Garcia-Bosque, Guillermo Diez-Señorans, Santiago Celma

Low Voltage Bandgap Reference using Intelligent Layout Generators in 22 nm FDSOI CMOS 189
Adilet Dossanov, Zhaoqun Guo, Uwe Eichler, Benjamin Prautsch, Vadim Issakov

NNHC - A Neural Network to Hardware Compiler 193
Sascha Schmalhofer, Yasmine Abu-Haeyeh, Lars Hedrich

SPFD-Based Delay Resynthesis 197
Andrea Costamagna, Chang Meng, Giovanni De Micheli

An AI-Driven EDA Algorithm-Empowered VCO and LDO Co-Design Method 201
Yijia Hao, Maarten Strackx, Miguel Gandara, Sandy Cochran, Bo Liu

Investigation of Reconfigurable CORDIC Modes and Efficiency 205
Hisham M. Elrefai, Wafaa S. Sayed, Ahmed G. Radwan, Lobna A. Said

FPGA-Based Neural Network for Arabic and English Handwritten Digit Recognition..... 209
Abdulrahman Elsadiq, Hisham M. Elrefai, Lobna A. Said

Characterization of Inter-Chip Interconnects using Piecewise Effective Capacitance 213
Nilotpal Sarma, Ashutosh Yadav, Sudeb Dasgupta, Anand Bulusu

Co-Simulation for Automated Optimization of Integrated Cryogenic Qubit Electronics..... 217
Pau D. Romero, Caner Toprak, Lammert Duipmans, Stefan Van Waasen, Lotte Geck

Hybrid AI-Optimization Method for Latent Defect Detection Through Test Transistor Insertion in Analog Circuits..... 221
Sankhya Bhattacharya, Georges Gielen

Compact SER Models via Model Order Reduction of Diffusion-Based Charge Collection 225
Pavlos Stoikos, Olympia Axelou, Pelopidas Tsoumanis, Georgios-Ioannis Paliaroutis, George Floros

Multi-Objective Optimization of Analog Circuits using Reinforcement Learning..... 229
Hakan Taskiran, Enes Saglican, Engin Afacan

Design Space Exploration and Topology Assessment of Low-Power Sleep Comparators using Evolutionary Algorithms 233
Enes Saglican, Hakan Taskiran, Kemal Ozanoglu, Engin Afacan

Fast and Accurate Multi-Neural Network Ensemble Model..... 237
Veli Nakçi, Mustafa Altun

Trust Based Access Control for Dynamically Reconfigurable Sensor Network..... 241
Mehmet O. Demirturk, Berna Ors

Design of a Low-Noise Amplifier for Qubit Readout 245
Gabriel López-Pinar, Uxua Esteban-Eraso, Santiago Celma, Carlos Sánchez-Azqueta

Fault Injection Attacks Based on Layout-Driven SER Analysis..... 249
Alexandra Takou, Pelopidas Tsoumanis, Georgios-Ioannis Paliaroutis, Nestor Evmorfopoulos, George Stamoulis

A QCM-VNA System for Microfluidic Sensing: Leveraging Higher-Order Harmonics 253
Eren Koltuk, Saibe Demir, Eren Yalçin, Kerim A. Demir, Ebrar Kahveci, Okan Z. Batur, Günhan Dündar, Ceyhun E. Kirimli

An Open-Source EM Simulation Flow Based on a High-Level Python API 257
Caglar Ozdag, Engin Afacan, Günhan Dündar

Ternary PUF-Based Secure Mutual Authentication using RNNs for Sequence Learning in Response Classification 261
Joseph H. Chang, Shekoufeh Neisarian, Nico Mexis, Nikolaos A. Anagnostopoulos, Tolga Arul, Elif B. Kavun

A Microfluidic Refreshable Braille Display System 265
Ömer G. Akcan, Özlem Koçoglu, Ahmet C. Erten, Onur Ferhanoglu

SystemVerilog-Based Modeling and Verification of 40-Gb/s/Lane PAM-3 Transmitter for USB4.0 Gen4 269
Yong-Gyu Yu, Ju-Hyeong Yun, Chae-Hyeon Lim, Joo-Hyung Chae

SystemVerilog-Based Modeling and Verification of 25.6-GBaud/Lane PAM-3 Receiver 273
Chae-Hyeon Lim, Ju-Hyeong Yun, Yong-Gyu Yu, Joo-Hyung Chae

WDP: A Weighted Delay Prediction Method for Integrated Circuit Interconnects 277
Yoonsoo Park, Songnam Hong, Jaeduk Han

Simulation Study of the Maximum Power Dissipation-Energy Consumption Dilemma in Memristors using the Dynamic Memdiode Model 281
E. Miranda, E. Piros, F. L. Aguirre, X. Pérez, T. Kim, J. P. Schreyer, J. Gehrunger, T. Oster, K. Hofmann, J. Suñé, C. Hochberger, L. Alff

A Scalable Authentication Scheme for Detecting Unauthorized Dice in a Multi-Die IC 285
Zheng-Hao Wang, Shi-Yu Huang, Chi-Kang Chen

Designing Compact Phase Shifters with a Resistorless Quadrature Signal Generator 289
U. Esteban-Eraso, C. Sánchez-Azqueta, F. Aznar, C. Aldea, S. Celma

On the Usage of Genetic Algorithms, Reinforcement Learning and Bayesian Optimisation for RF IC Design Automation 293
Margarida Lourenço, Bingbing Zhao, Junde Li, Marcelino Santos, Pui-In Mak, Rui P. Martins, Wei-Han Yu, Fábio Passos

Process-Portable Layout Generation of High-Speed Digital Circuit using Standard Cells in FinFET 297
Taeseung Kang, Taeho Shin, Heejun Kim, Jaeduk Han

A Compact Flexible High-Bandwidth Meander Line Patch Antenna for IoT Applications 301
Mehmet S. Mamati, Seref Keser, M. A. Alsunaidi

Sorting Errors Effects on Optimal Combination Algorithms for Digital-to-Analog Converters 305
Francesco Gagliardi, Massimo Piotto, Paolo Bruschi, Michele Dei

Anisotropic and Tunable Vocal Fold Phantom for Biomechanical Modeling 309
Afarin Sarrafzadeh, Kuter Erdil, Onur Tavli, Onur Ferhanoglu, Ahmet C. Erten

Modeling and Analysis of MS Accelerators Embedding SRAM and RRAM Compute Cells 313
Michele Caselli, Andrea Boni

Prediction of Single Event Transient Propagation using Machine Learning Models 317
Marko Andjelkovic, Junchao Chen, Jelisaveta Aleksic, Vishnu Padmakumar, Milos Marjanovic, Nikolaos Zazatis, Trupti R. Lenka, Danijel Dankovic, Christos Sotiriou, Fabian Vargas

3D Monte Carlo Simulations of N-Type Nanowire-FETs: The Effect of Gate Scaling 321
Murad G. K. Alabdullah, N. Seoane, A. J. García-Loureiro, K. Kalna

Agile Frequency Synthesis for a sub-100µW Wake-Up Receiver 325
Shaheeda F. S. Vajrala, G. S. Javed

A Low-Power Charge-Pump PLL for Sub-6 GHz 5G and IoT Wireless Communication Systems 329
Mert Korkut, Tugba H. Ergin, Huseyin A. Ulku

Hardware-Software Co-Design for Resource Efficient Gesture Classification System for FPGAs 333
Rashed Al Amin, Roman Obermaisser

Combining Machine Learning and Optimization Techniques for the High-Level Design of ΣΔMs 337
Gustavo Liñán-Cembrano, Jose M. De La Rosa

Ultra-Low Power and Low-Leakage Subthreshold CMOS Neural Circuit Design 341
Muhammed E. Elkatmis, Okan Z. Batur, Burcu Erkmen

Author Index