

2025 IEEE International Conference on LLM-Aided Design (ICLAD 2025)

**Stanford, California, USA
26-27 June 2025**



**IEEE Catalog Number: CFP25VE7-POD
ISBN: 979-8-3315-2598-9**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25VE7-POD
ISBN (Print-On-Demand):	979-8-3315-2598-9
ISBN (Online):	979-8-3315-2597-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2025 IEEE International Conference on LLM-Aided Design (ICLAD) ICLAD 2025

Table of Contents

Message from General Chairs and Technical Program Chairs	xi
Organizing Committee	xii
Technical Program Committee	xiii
Sponsors	xv

Agentic AI for Hardware Design Automation

TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator	1
<i>Deepak Vungarala (New Jersey Institute of Technology, USA), Mohammed Essa Elbtity (University of South Carolina, USA), Kartik Pandit (New Jersey Institute of Technology, USA), Sumiya Syed (New Jersey Institute of Technology, USA), Sakila Alam (New Jersey Institute of Technology, USA), Arnob Ghosh (New Jersey Institute of Technolog, USA), Ramtin Zand (University of South Carolina, USA), and Shaahin Angizi (New Jersey Institute of Technology, USA)</i>	
Improving LLM-Powered EDA Assistants with RAFT	9
<i>Luyao Shi (IBM Research, CA), Michael Kazda (IBM Infrastructure, NY), Charles Schmitter (IBM Infrastructure, NY), and Hemlata Gupta (IBM Infrastructure, NY)</i>	
OpenROAD Agent: An Intelligent Self-Correcting Script Generator for OpenROAD	16
<i>Bing-Yue Wu (Arizona State University, USA), Utsav Sharma (New York University, USA), Austin Rovinski (New York University, USA), and Vidya A. Chhabria (Arizona State University, USA)</i>	
ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation ...	23
<i>Ahmed Allam (The American University in Cairo, Egypt), Youssef Mansour (The American University in Cairo, Egypt), and Mohamed Shalan (The American University in Cairo, Egypt)</i>	
HiVeGen – Hierarchical LLM-Based Verilog Generation for Scalable Chip Design	30
<i>Jinwei Tang (University of Minnesota - Twin Cities), Jiayin Qin (University of Minnesota - Twin Cities), Kiran Thorat (University of Connecticut - Storrs), Chen Zhu-Tian (University of Minnesota - Twin Cities), Yu Cao (University of Minnesota - Twin Cities), Yang Zhao (University of Minnesota - Twin Cities), and Caiwen Ding (University of Minnesota - Twin Cities)</i>	

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems	37
<i>Zhongzhi Yu (Nvidia Research, TX), Mingjie Liu (Nvidia Research, TX), Michael Zimmer (Cadence, CA), Yingyan Celine Lin (Georgia Institute of Technology, GA), Yong Liu (Cadence, CA), and Haoxing Ren (Nvidia Research, TX)</i>	

Code Understanding and Synthesis

RTL++: Graph-Enhanced LLM for RTL Code Generation	44
<i>Mohammad Akyash (University of Central Florida, USA), Kimia Azar (University of Central Florida, USA), and Hadi Kamali (University of Central Florida, USA)</i>	
ChipXplore: Natural Language Exploration of Hardware Designs and Libraries	51
<i>Manar Abdelatty (Brown University, USA), Jacob K. Rosenstein (Brown University, USA), and Sherief Reda (Brown University, USA)</i>	
VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction	61
<i>Ning Wang (City University of Hong Kong), Bingkun Yao (City University of Hong Kong), Jie Zhou (Southeast University), Yuchen Hu (Southeast University), Xi Wang (Southeast University), Zhe Jiang (Southeast University), and Nan Guan (City University of Hong Kong)</i>	
An AST-Guided LLM Approach for SVRF Code Synthesis	68
<i>Abanoub E. Abdelmalak (Siemens EDA, Egypt), Mohamed A. Elsayed (Siemens EDA, Germany), Ilhami Torunoglu (Siemens EDA, USA), and David Abercrombie (Siemens EDA, USA)</i>	
BRIDGES: Bridging Graph Modality and Large Language Models Within EDA Tasks	77
<i>Wei Li (Carnegie Mellon University), Yang Zou (Carnegie Mellon University), Christopher Ellis (Carnegie Mellon University), Ruben Purdy (Carnegie Mellon University), Shawn Blanton (Carnegie Mellon University), and José M. F. Moura (Carnegie Mellon University)</i>	
AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTL	85
<i>Yunsheng Bai (NVIDIA), Ghaith Bany Hamad (NVIDIA), Syed Suhaib (NVIDIA), and Haoxing Ren (NVIDIA)</i>	

Vulnerability Mitigation & IP Protection

FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design	93
<i>Mahmoud Nazzal (New Jersey Institute of Technology, USA), Khoa Nguyen (New Jersey Institute of Technology, USA), Deepak Vungarala (New Jersey Institute of Technology, USA), Ramtin Zand (University of South Carolina, USA), Shaahin Angizi (New Jersey Institute of Technology, USA), Hai Phan (New Jersey Institute of Technology, USA), and Abdallah Khreishah (New Jersey Institute of Technology, USA)</i>	

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding	100
<i>Zeng Wang (New York University, USA), Minghao Shao (New York University; New York University Abu Dhabi, UAE), Mohammed Nabeel (New York University Abu Dhabi, UAE), Prithwish Basu Roy (New York University, USA; New York University Abu Dhabi, UAE), Likhitha Mankali (New York University, USA), Jitendra Bhandari (New York University, USA), Ramesh Karri (New York University, USA), Ozgur Sinanoglu (New York University Abu Dhabi, UAE), Muhammad Shafique (New York University Abu Dhabi, UAE), and Johann Knechtel (New York University Abu Dhabi, UAE)</i>	
HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDL	108
<i>Heng Ping (University of Southern California, the United States of America, USA), Shixuan Li (University of Southern California, the United States of America, USA), Peiyu Zhang (University of Southern California, the United States of America, USA), Anzhe Cheng (University of Southern California, the United States of America, USA), Shukai Duan (University of Southern California, the United States of America, USA), Nikos Kanakaris (Amazon Web Services, the United States of America, USA), Xiongye Xiao (University of Southern California, the United States of America, USA), Wei Yang (University of Southern California, the United States of America, USA), Shahin Nazarian (University of Southern California, the United States of America, USA), Andrei Irimia (University of Southern California, the United States of America, USA), and Paul Bogdan (University of Southern California, the United States of America, USA)</i>	
VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination	117
<i>Zeng Wang (New York University, USA), Minghao Shao (New York University, USA; New York University Abu Dhabi, UAE), Jitendra Bhandari (New York University, USA), Likhitha Mankali (New York University, USA), Ramesh Karri (New York University, USA), Ozgur Sinanoglu (New York University Abu Dhabi, UAE), Muhammad Shafique (New York University Abu Dhabi, UAE), and Johann Knechtel (New York University Abu Dhabi, UAE)</i>	

AI for Analog & VHDL Design

MenTeR: A Fully-Automated Multi-Agent Workflow for end-to-end RF/Analog Circuits Netlist Design	124
<i>Pin-Han Chen (MediaTek Technology, Indiana), Yu-Sheng Lin (MediaTek, Taiwan), Wei-Cheng Lee (MediaTek, Taiwan), Tin-Yu Leu (MediaTek, Taiwan), Po-Hsiang Hsu (MediaTek, Taiwan), Anjana Dissanayake (MediaTek Technology, USA), Sungjin Oh (MediaTek Technology, Indiana), and Chinq-Shiun Chiu (MediaTek, USA, Indiana)</i>	
LATENT: LLM-Augmented Trojan Insertion and Evaluation Framework for Analog Netlist Topologies	133
<i>Jayeeta Chaudhuri (Arizona State University, USA), Arjun Chaudhuri (Arizona State University, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	

LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits	141
<i>Dimple Vijay Kochar (Massachusetts Institute of Technology, MA), Hanrui Wang (Massachusetts Institute of Technology, MA), Anantha P. Chandrakasan (Massachusetts Institute of Technology, MA), and Xin Zhang (MIT-IBM Watson AI Lab, MA; IBM T. J. Watson Research Center, NY)</i>	
Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors ...	149
<i>Nicolas Dupuis (IBM, USA), Ravi Nair (IBM, USA), Shyam Ramji (IBM, USA), Sean McClintock (IBM Infrastructure), Nishant Chauhan (IBM Infrastructure), Priyanka Nagpal (IBM Infrastructure), Bart Blaner (IBM Infrastructure), Ken Valk (IBM, USA), Leon Stok (IBM, USA), and Ruchir Puri (IBM, USA)</i>	

Reasoning and Self Improvement

ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards	156
<i>Prashanth Vijayaraghavan (IBM Research, USA), Charles Mackin (IBM Research, USA), Luyao Shi (IBM Research, USA), Apoorva Nitsure (IBM Research, USA), Ashutosh Jadhav (IBM Research, USA), David Beymer (IBM Research, USA), Tyler Baldwin (IBM Research, USA), Ehsan Degan (IBM Research, USA), and Vandana Mukherjee (IBM Research, USA)</i>	
Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning	164
<i>Ning Wang (City University of Hong Kong), Bingkun Yao (City University of Hong Kong), Jie Zhou (Southeast University), Yuchen Hu (Southeast University), Xi Wang (Southeast University), Zhe Jiang (Southeast University), and Nan Guan (City University of Hong Kong)</i>	
Iceberg: Enhancing HLS Modeling with Synthetic Data	171
<i>Zijian Ding (UCLA), Tung Nguyen (UCLA), Weikai Li (UCLA), Aditya Grover (UCLA), Yizhou Sun (UCLA), and Jason Cong (UCLA)</i>	
SANGAM: SystemVerilog Assertion Generation via Monte Carlo Tree Self-Refine	180
<i>Adarsh Gupta (Indian Institute of Technology Guwahati), Bhabesh Mali (Indian Institute of Technology Guwahati), and Chandan Karfa (Indian Institute of Technology Guwahati)</i>	
Can Reasoning Models Reason About Hardware? An Agentic HLS Perspective	188
<i>Luca Collini (NTY Tandon School of Engineering), Andrew Hennessee (NYU Tandon School of Engineering), Ramesh Karri (NYU Tandon School of Engineering), and Siddharth Garg (NYU Tandon School of Engineering)</i>	
Think, Prune, Train: Can Small Models Teach Themselves to Reason?	195
<i>Caia Costello (Stanford, CS), Simon Guo (Stanford, CS), Anna Goldie (Stanford, CS), and Azalia Mirhoseini (Stanford, CS)</i>	

Datasets & Benchmarking

DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis	204
<i>Zeju Li (The Chinese University of Hong Kong, Hong Kong S.A.R.; National Technology Innovation Center for EDA, China), Changran Xu (The Chinese University of Hong Kong, Hong Kong S.A.R.; National Technology Innovation Center for EDA, China), Zhengyuan Shi (The Chinese University of Hong Kong, Hong Kong S.A.R.; National Technology Innovation Center for EDA, China), Zedong Peng (Shanghai Jiao Tong University, China; National Technology Innovation Center for EDA, China), Yi Liu (The Chinese University of Hong Kong, Hong Kong S.A.R.; National Technology Innovation Center for EDA, China), Yunhao Zhou (The Chinese University of Hong Kong, Hong Kong S.A.R.; National Technology Innovation Center for EDA, China), Lingfeng Zhou (Hangzhou Dianzi University, China; National Technology Innovation Center for EDA, China), Chengyu Ma (Ningbo University, China; National Technology Innovation Center for EDA, China), Jianyuan Zhong (The Chinese University of Hong Kong, Hong Kong S.A.R.; National Technology Innovation Center for EDA, China), Xi Wang (Southeast University, China; National Technology Innovation Center for EDA, China), Jieru Zhao (Shanghai Jiao Tong University, China), Zhufei Zhou (Ningbo University, China), Xiaoyan Yang (Hangzhou Dianzi University, China), and Qiang Xu (The Chinese University of Hong Kong, Hong Kong S.A.R.; National Technology Innovation Center for EDA, China)</i>	
OPENRTLSET: A Fully Open-Source Dataset for Large Language Model-Based Verilog Module Design	212
<i>Jinghua Wang (University of Illinois at Urbana-Champaign), Lily Jiaxin Wan (University of Illinois at Urbana-Champaign), Sanjana Pingali (University of Illinois at Urbana-Champaign), Scott Smith (University of Illinois at Urbana-Champaign), Manvi Jha (University of Illinois at Urbana-Champaign), Shalini Sivakumar (University of Illinois at Urbana-Champaign), Xing Zhao (University of Illinois at Urbana-Champaign), Kaiwen Cao (University of Illinois at Urbana-Champaign), and Deming Chen (University of Illinois at Urbana-Champaign)</i>	
HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks	219
<i>Stefan Abi-Karam (Georgia Institute of Technology; Georgia Tech Research Institute) and Cong Hao (Georgia Institute of Technology)</i>	
SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design ..	227
<i>Elisavet Lydia Alvanaki (Columbia University, USA), Kevin Lee (Columbia University, USA), and Luca P. Carloni (Columbia University, USA)</i>	
A Dataset for LLM-Based Detection of Power-Wasters in Routed FPGA Netlists	235
<i>Mohammed Bakr Sikal (Karlsruhe Institute of Technology (KIT), Germany), Hassan Nassar (Karlsruhe Institute of Technology (KIT), Germany), Heba Khdr (Karlsruhe Institute of Technology (KIT), Germany), and Jörg Henkel (Karlsruhe Institute of Technology (KIT), Germany)</i>	

AMSnet 2.0: A Large AMS Database with AI Segmentation for Net Detection 242
Yichen Shi (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), Zhuofu Tao (University of California, Los Angeles, USA), Yuhao Gao (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), Li Huang (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), Hongyang Wang (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), Zhiping Yu (Tsinghua University, China), Ting-Jung Lin (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), and Lei He (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China)

Author Index 249