

# **2025 International Symposium of Electronics Design Automation (ISED A 2025)**

**Hong Kong, China  
9-12 May 2025**



**IEEE Catalog Number: CFP25NZ9-POD  
ISBN: 979-8-3315-3697-8**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25NZ9-POD
ISBN (Print-On-Demand):	979-8-3315-3697-8
ISBN (Online):	979-8-3315-3696-1

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2025 International Symposium of Electronics Design Automation (ISED)

## Table of Contents

<b>Preface</b> .....	xiii
<b>Committee</b> .....	xiv

---

### Invited Papers

Control/Communication Codesign of Distributed Cyber-Physical Systems .....	1
<i>Zebo Peng</i>	
Low Cost Protection of Streaming Data with Approximate Block Sums .....	3
<i>Sybille Hellebrand, Somayeh Sadeghi-Kohan, Hans-Joachim Wunderlich</i>	
In-Field Deterministic Logic BIST under PVT-Variations .....	4
<i>Hans-Joachim Wunderlich, Sybille Hellebrand, Hanieh Jafarzadeh</i>	
AiEDA-2.0: An Open-source AI-Aided Design (AAD) Library for Design-to-Vector .....	5
<i>Yihang Qiu, Zengrong Huang, Weiguo Li, Xinhua Lai, Rui Wang, He Liu, Ping Zhou, Simin Tao, Junfeng Liu, Yifan Li, Xingquan Li</i>	
Deploying Edge LLMs for Wafer Defect Detection in Chip Manufacturing .....	7
<i>Xiaolei Zhou, Yuanjie Zhang, Songyu Sun, Chenyi Wen, Zheyu Yan</i>	

### Chapter 1: System-Level Modeling and Design Methodology

ULBNN: Ultra-lightweight BNN Accelerator for Out-Of-Order Execution in Autonomous Driving .....	12
<i>Mingke Xiao, Guanglong Qu, Yutong Jia, Linlin Xiao, Yue Su, Yukuan Chang, Xu Zhang</i>	
A Post-Layout Driven Analog Circuit Automatic Sizing Framework Verified With A Rail-to-Rail Operational Amplifier .....	18
<i>Heng Zhang, Xin Lu, Mingqian Yang, Yize Wang, Yuan Du, Li Du</i>	
Codepath: A Performance Simulation Methodology for Multicore Network Processors .....	23
<i>Shipeng Yue, Honghao Liang, Yu Yang</i>	
CIR-NoC: Accelerating CNN Inference Through In-Router Computation During Network Congestion .....	29
<i>Cuiyu Qi, Yi Liu, Hui Chen, Fen Ge, Weiqiang Liu</i>	
An Agile Design Method for Reconfigurable Spatial Accelerators in Tensor Computation .....	35
<i>Zhipeng Wu, Yu Liu, Ning Li, Heng Cao, Han Wang</i>	

MULiN: A NoC-DNN Accelerator Based on In-Network Multiplication .....	41
<i>Yi Liu, Cuiyu Qi, Hui Chen, Kai Chen, Yuxiang Fu, Li Li</i>	
EFSim: An Efficient and Flexible Simulation Framework for Digital In-Memory Computing.....	46
<i>Qi Cao, Shang Wang, Haisheng Fu, Zhenjiao Chen, Hang Chen, Feng Liang</i>	
GAS: A Flexible CNN Accelerator Architecture for Heterogeneous Dataflow Implementation .....	52
<i>Jiaxin Zhang, Ning Li, Zhipeng Wu, Yu Liu</i>	
DSEAcc: A Fast and Flexible Design Space Exploration Framework for Approximate Accumulators .....	58
<i>Liping Wang, Xianghui Fu, Lingjun Xi, Yike Wang, Yu Gong</i>	
Design of a RISC-V Based Hybrid Encryption Coprocessor for Resource-Constrained Environments.....	64
<i>Wentao Han, Han Wang, Zhipeng Wu, Yu Liu</i>	
Computing Quality Driven Agile Design Space Exploration for Approximation based Matrix-Vector-Multiplication .....	70
<i>Lingjun Xi, Liping Wang, Xianghui Fu, Yaofu Sun, Chaojie Wei, Yu Gong</i>	
VeriRAG: Design AI-Specific CPU Co-processor with RAG-Enhanced LLMs .....	76
<i>Kangbo Bai, Peiran Yan, Lifeng Liu, Tianyu Jia</i>	
ArchBot: A Labour-free Processor Architecture Design Framework via Experienced LLM.....	83
<i>Zheng Wu, Zhuoyuan Yang, Zihao Chen, Changxu Liu, Fan Yang</i>	
Simulation and Exploration for Multi-Chiplet Systems using Open-Source Tools and Heuristic Algorithm ..	90
<i>Luming Wang, Fangli Liu, Zichao Ling, Zheqin Cao, Yixin Xuan, Jianwang Zhai, Kang Zhao</i>	
<b>Chapter 2: Memory Architecture and Near/In Memory Computing</b>	
A Computing-in-Memory Proposal for STT-MRAM Based on PhaseFET Device Detection.....	97
<i>Yongliang Zhou, Yufei He, Jingxue Zhong, Yingxue Sun, Chunyu Peng, Xiulong Wu</i>	
A Hybrid Encryption Framework for Federated Learning Accelerated on RRAM.....	102
<i>Lingyao Li, Xing Mou, Jingxiang Ren, Qisheng Yang, Yaohua Wang</i>	
A ReRAM-Based Adaptive Binary Neural Network Accelerator for Efficient Inference .....	108
<i>Peng Dang, Bin Huang, Huawei Li</i>	
BBP-DNS: Batch-Block Parallelism and Dual-NoC Scheduling for Accelerating GPT on Edge Devices....	114
<i>Shuai Yuan, Dan Niu, Huatao Zhao, Shiyuan Liu, Zhou Jin, Changyin Sun</i>	
An Efficient Single-Cell Associative Search Engine via Conditional Execution.....	120
<i>Jiayi Wang, Yu Qian, Zeyu Yang, Zheyu Yan, Cheng Zhuo, Xunzhao Yin</i>	
Simulating CXL Shared Coherent Memory Using Shared Memory Among Virtual Machines.....	126
<i>Ting Wu, Linbo Long, Zhulin MA, Qiushuang Yu, Hang Tian, Weichen Liu</i>	
NandPIM: An Optimization Framework for 2D/3D NAND-Based PIM Featuring Genetic Algorithm-based Search of Design Space.....	132
<i>Fanzi Meng, Xiapeng Xu, Tianze Wu, Xinxin Xu, Xiaojiang Guo, Qiang Tang, Liang Zhao</i>	

Enabling High-Throughput Inference of Transformers on Near-Data Processing Architectures .....	138
<i>Yingjian Zhong, Qin Xu, Mengke Ge, Song Chen</i>	
Fe-NVSim: An Extended NVSim for Emerging FeFET-based Embedded Memory Simulation .....	144
<i>Kai Chen, Junfeng Tan, Bo Li, Xiguang Wu, Kai Xiong, Hongrui Zhang, Bing Chen, Yan Liu, Genquan Han</i>	
<b>Chapter 3: Analog-Mixed Signal Design Automation</b>	
Multi-Armed Bandits-Based Exploring and Exploiting the High-Dimensional Design Space for Analog Circuit with Adjoint Sensitivity .....	150
<i>Ruiyu Lyu, Yuan Meng, Zhaori Bi, Keren Zhu, Changhao Yan, Fan Yang, Xuan Zeng</i>	
LLMACD: An LLM-Based Analog Circuit Designer Driven by Behavior Parameters .....	157
<i>Shaojie Xu, Haochang Zhi, Jintao Li, Weiwei Shan</i>	
Design Space Folding: A “Free-lunch” Add-on for Efficient Design Convergence in Transistor Sizing .....	163
<i>Zhuohua Liu, Yuxuan Zhang, Weilun Xie, Yuanqi Hu, Wei W. Xing</i>	
PZTA: Accelerating Analog Circuit Sizing With A Transferable Circuit Theory-Inspired Pole-Zero Transient Assertion System .....	169
<i>Xiaoyu Zhong, Jintao Li, Zhaori Bi, Yun Li, Fan Yang, Xuan Zeng, Keren Zhu</i>	
AutoRRAM: An Agile RRAM Compiler Featuring Simultaneous Layout/Netlist Generation and Cross-Technology Migration .....	175
<i>Tianze Wu, Zezhi Chen, Chenkai Chai, Jinglei Hao, Qian Qin, Yukai Lu, Zhichao Lu, Zuochang Ye, Liang Zhao</i>	
A Large Language Model-based Multi-Agent Framework for Analog Circuits’ Sizing Relationships Extraction .....	181
<i>Chengjie Liu, Weiyu Chen, Huiyao Xu, Yuan Du, Jun Yang, Li Du</i>	
OSTC-FRVF: Order Determination and S-TSVD for Constrained Macromodeling of S Parameter.....	188
<i>Zhiqiu Liu, Dan Niu, Yuyang Cai, Ao Li, Zhou Jin</i>	
BPKSR: A Batch Parallel Krylov Subspace Recycling Method for Efficient Periodic Small-Signal Analysis in RF Circuit Simulation.....	195
<i>Lingyun Ouyang, Chao Jin, Quan Chen</i>	
AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design .....	201
<i>Weiyu Chen, Chengjie Liu, Wenhao Huang, Jinyang Lyu, Mingqian Yang, Yuan Du, Li Du, Jun Yang</i>	
Hybrid Automation in Analog Sizing: Synergizing Designer Intuition with Multi-Objective Optimization for Gain-Boosted Amplifiers .....	208
<i>Yue Huang, Wangzhen Li, Xiaochuan Peng, Keren Zhu, Fan Yang, Xuan Zeng</i>	
Automated SAR ADC Sizing Using Analytical Equations .....	214
<i>Zhongyi Li, Zhuofu Tao, Yanze Zhou, Yichen Shi, Zhiping Yu, Ting-Jung Lin, Lei He</i>	
SMT-Based Analog Layout Retargeting: Multi-Mode Constraint Extraction and Weighted Optimization...	221
<i>Jiwen Huang, Hai Qin, Lin Li, Zuochang Ye</i>	

## Chapter 4: High-Level, Behavioral, and Logic Synthesis and Optimization

ApproxPilot: A GNN-based Accelerator Approximation Framework.....	226
<i>Qing Zhang, Siting Liu, Yajuan Hui, Cheng Liu</i>	
FM-AM: Fused-Metrics Approximate Multiplier Exploration Framework for DNNs .....	232
<i>Xingyu Xu, Zihan Zou, Chen Zhang, Hui Kou, Shikuang Chen, Hao Cai, Bo Liu</i>	
Area-oriented Boolean Resubstitution with Efficient Dependency Function Computation .....	238
<i>Chen Lv, Chengyu Ma, Hongyang Pan, Yinshui Xia, Lunyao Wang, Zhufei Chu</i>	
PipelineGen: Towards Automated Generation of Pipeline from ISA Formal Semantic Specification .....	244
<i>Yan Pi, Tun Li, Hongji Zou, Wanxia Qu, Xu He, Wanwei Liu</i>	
DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators .....	250
<i>Chenhao Xue, Yi Ren, Jinwei Zhou, Kezhi Li, Chen Zhang, Yibo Lin, Lining Zhang, Qiang Xu, Guangyu Sun</i>	
SAT-Sweeping Based on XOR-Majority Graph .....	256
<i>Jiaxin Peng, Zhang Hu, Yinshui Xia, Lunyao Wang, Zhufei Chu</i>	

## Chapter 5: Analysis and Optimization for Power and Timing

A Statistical Static Timing Analysis Algorithm Based On Graph Neural Network.....	262
<i>Yufan Chen, Leyun Tian, Yuyang Ye, Chenpu Shi, Hao Yan</i>	
An LSTM-Based ESL Power Prediction Model Design Optimization Method.....	268
<i>Zhishuai Wei, Kang Li, Chenglong Xu, Shuo Han, Heqian Hou, Vazgen Melikyan</i>	
A Configurable Piecewise-Linear Approximation Squarer with Unbiased Error Compensation for Energy-Efficient Floating-Point Computing.....	274
<i>Wenjing Huang, Yingde Li, Chenyi Wen, Haonan Du, Cheng Zhuo</i>	
Pre-Routing Timing Estimation Considering Power Delivery Network.....	281
<i>Mingwei He, Leyun Tian, Yanning Jia, Yuyang Ye, Longxing Shi</i>	
GPU Acceleration of A High-precision Stochastic Solver for Steady-state Thermal Analysis with Robin Boundary Conditions .....	287
<i>Yonghan Luo, Yuyan Wang, Zhixuan Dong, Changhao Yan, Zhaori Bi, Keren Zhu, Sheng-Guo Wang, Xuan Zeng</i>	
Mutual Information-Driven Thermal Sensor Planning Method Assisting On-chip Temperature Monitoring at Device-Level Granularity .....	293
<i>Wangyong Chen, Weizhi Li, Zhenming Li, Linlin Cai</i>	
Fast and Effective Logic Gate Sizing Based on Heterogeneous Graph Neural Network.....	299
<i>Yuhan Dong, Junming Jiao, Han Zhang, Yusen Qin, Zeyuan Deng, Xu Cheng, Peng Cao</i>	
Pre-Silicon Power Side-Channel Leakage Assessment Through Quantitative Information Flow Analysis ..	305
<i>Xingxin Wang, Huisi Zhou, Jiacheng Zhu, Weihao Fan, Wei Hu</i>	

## Chapter 6: Physical Implementation

IncreDFlip: Incremental Dataflow-Driven Macro Flipping for Efficient Macro Placement Refinement.....	311
<i>Xiaotian Zhao, Jiayin Chen, Zixuan Li, Yichen Cai, Xinfei Guo</i>	
Multi-Row Standard Cell Layout Synthesis with Enhanced Scalability .....	317
<i>Kairong Guo, Yibo Lin</i>	
Point-Cap: An Efficient Model for Chip-scale Interconnect Capacitance Extraction .....	324
<i>Weizhe Zhang, Yaohui Han, Lihao Liu, Qunsong Ye, Fan Yang, Tinghuan Chen</i>	
An Analytical Global Placement Algorithm With A New Self-Adaptive Wirelength Model .....	330
<i>Weijie Chen, Taihua Liang, Bin Liao</i>	
Co-Placement of I/O Pins and Cells with Multi-Electrostatics Modeling .....	335
<i>Kexin Zhao, Fuxing Huang, Wenxing Zhu</i>	
NOIP: Node Overlay Initial Partitioning Technique for Hypergraph Partitioning Problem .....	340
<i>Jing Tang, Shunyang Bi, Hailang Wang, Haonan Wu, Qiwang Chen, Kexin Zhang, Hailong You</i>	
DieRouter+: Enhancing Die-Level Routing with SOCP and Scheduler-Driven DP .....	346
<i>Qifu Hu, Ruyang Li</i>	
MAD-EA: A Multi-Mask Driven Evolutionary Algorithm Framework for Macro Placement Refinement .....	352
<i>Zhen Wang, Jie Wang, Zhihai Wang, Siyuan Xu, Zijie Geng, Mingxuan Yuan, Jianye Hao</i>	
Adaptive Preconditioning Guided by Divergence Analysis for Enhanced VLSI Global Placement .....	358
<i>Liwen Jiang, Ruiyu Lyu, Fan Yang, Keren Zhu</i>	
Automatic Parameter Tuning System under Multi-threading Nondeterminism .....	364
<i>Ziyuan Han, Jiajie Xu, Hao Yan</i>	
RAPlace: Macro Placement with Reinforcement Learning .....	369
<i>Hu Liu, Yujie Lin, Yue Wu, Xiaoyan Yang</i>	
Addressing Continuity and Expressivity Limitations in Differentiable Physical Optimization: A Case Study in Gate Sizing.....	375
<i>Yufan Du, Zizheng Guo, Yang Hsu, Zhili Xiong, Seunggeun Kim, David Z. Pan, Runsheng Wang, Yibo Lin</i>	
HDPlacer: A Hierarchy and Dataflow-Aware Macro Placer for Modern SoCs.....	381
<i>Yilin Li, Wei Fu, Hao Gu, Ziran Zhu</i>	
Leveraging Steiner Tree Grid Segment in GNN for VLSI Pre-Routing Congestion Prediction .....	387
<i>Xuan Peng, Yi Zou, Xianfeng Song, Yiqiu Liu, Xinting Chen, Shaokun Liu, Xiaoxu Cheng</i>	
RepPart: An Efficient Partitioning Framework with Replication Technique for MFS.....	393
<i>Haonan Wu, Shunyang Bi, Jing Tang, Hailang Wang, Hailong You</i>	
CAPlace: A College Admission Parallel Detailed Placement Method for FPGAs.....	400
<i>Zheng Wang, Minghua Shen</i>	

FLPlace: Macro Placement with Forward-Looking Wire Mask Guidance .....	406
<i>Caiyu Chen, Yue Wu, Xiaoyan Yang</i>	
A Novel VLSI Clock Tree Synthesis Method Based on Manhattan Ring Clustering .....	412
<i>Zhenghua Zhou, Zexi Xie, Minghua Shen</i>	
OASALT: On the Construction of Obstacle-Avoiding Steiner shAllow-Light Tree .....	418
<i>Wing Ho Lau, Jinwei Liu, Qin Luo, Evangeline F.Y. Young</i>	
<b>Chapter 7: Testing, Validation, Simulation, and Verification</b>	
ITE-PBA: A Framework for SMT Solving with If-Then-Else Terms Control Flow and Parallel Branching Assignment in Formal Verification .....	424
<i>Wenda Leng, Meihua Liu, Yufeng Jin</i>	
DFTS: An Efficient Design-for-Test Flow for Scan Design .....	431
<i>Jun Gao, Mingjun Wang, Jiangwang Liu, Wenjie Li, Zizhen Liu, Jing Ye, Huawei Li</i>	
RDT: An Optimized Automatic Test Pattern Generation Method Based on Robust Decision Tree.....	437
<i>Dengjie Mao, Dapeng Yan, Zhipeng Gao, Zhiming Liu, Haiping Huang, Zhikuang Cai</i>	
GEMMHeal: An Efficient Self-repairing Architecture for Matrix Multiplication .....	443
<i>Yuxuan Qiao, Changxu Liu, Hao Zhou, Yifei Feng, Yifan Song, Junjie Zuo, Fan Yang</i>	
Auto-CEC: Combinational Equivalence Checking via Intelligent Sweeping Engine Selection.....	449
<i>Haonan Wei, Wentao Jiang, Zhang Hu, Zhengyuan Shi, Yinshui Xia, Lunyao Wang, Zhufei Chu</i>	
Modeling of Small Source/Drain Defect in FinFET for Cell-Aware Test .....	455
<i>Jianghao Ma, Wangjun Yang, Mingyu Ma, Shujun Gao, Jiaying Gao, Siqi Duan, Hailong You, Cong Li</i>	
Interleave Lock: An SAT Attack Resistant Logic Lock for Logic Circuits .....	461
<i>Yang Zeng, Xiaole Cui, Juncheng Pu</i>	
An Automated Method for Eliminating Oscillation in Combinational Logic Circuit.....	467
<i>Boyu Shi, Yilong Li, Wanying Yuan, Qingsheng Qiu, Ziwen Zheng, Chao Wang</i>	
STPSim: Accelerating Circuit Simulation via Semi-Tensor Product-Based Parallelism .....	473
<i>Chengkai Qiu, Yanzhen Wang, Hongyang Pan, Yinshui Xia, Lunyao Wang, Zhufei Chu</i>	
OSCC-SA: Detecting Oscillation in Strongly Connected Components Using Static Analysis .....	479
<i>Han Zhang, Xu Cheng, Junming Jiao, Yusen Qin, Peng Cao</i>	
A Satisfiability Based Method to Analyze Combinationality of Cyclic Circuits .....	485
<i>Jingru Lyu, Hailong You</i>	
A Lossless Compression Method for VCD Files Based on Signal Function Relationships, Value Prediction and Bit-Plane Reorganization.....	490
<i>Zhiqiang He, Gang Chen</i>	
A Two-Stage Optimization Framework for Logic Replication in Hypergraph Partitioning.....	495
<i>Qiwang Chen, Shunyang Bi, Hailong You, Zehong Wei, Kexin Zhang, Jing Tang</i>	

ThorSim: Throughput-Oriented Timing Simulation of FinFET Digital Circuits .....	502
<i>Jan Dennis Reimer, Stefan Holst, Somayeh Sadeghi-Kohan, Hans-Joachim Wunderlich, Sybille Hellebrand</i>	

## **Chapter 8: Design for Manufacturability and Reliability**

Constrained MRC Approaches for Inverse Lithography .....	508
<i>Xiaoxuan Liu, Peixian Zheng, Yuhang Wang, Yijiang Shen, Hong Chen</i>	
New Approach for Aging Assessment of Digital Circuits Featuring Systematic Signal Probability Tracing .....	513
<i>Yaqi Sun, Feiyang Shu, Muyan Jin, Pengpeng Ren, Runsheng Wang, Zhigang Ji</i>	
Efficient Polynomial Chaos Expansion Method based on Tensor Train Decomposition for High-Dimensional Yield Analysis .....	521
<i>Hao Zhou, Quan Chen</i>	
GMUNet-ILT: A lightweight MLP-based network for Inverse Lithography Technology.....	527
<i>Ke Wang, Kun Ren, Zebang Lin, Dawei Gao, Yongyu Wu, Shibin Xu</i>	
DATIS: DRAM Architecture and Technology Integrated Simulation .....	534
<i>Shiyu Xia, Chen Zhang, Guangyu Sun, Guohao Dai, Runsheng Wang, Zhigang Ji, Ru Huang</i>	
Enhanced SEM Image Denoising via U-Net Based GAN Using Multi-Die Single Frame Images.....	542
<i>Yanjiang Li, Zhiping Mou, Shibin Xu, Yongyu Wu, Dawei Gao, Kun Ren</i>	
Masked Layout Modeling Advances Hotspot Detection.....	548
<i>Binwu Zhu, Zhengzhou Gu, Jinbin Deng, Yuzhe Ma</i>	
A Survey of Standard Cell Layout Design.....	554
<i>Jie Zhou, Zhiyuan Luo, Zhien Li, Huiqing You, Mingxiao He, Zhenyu Zhao</i>	
Efficient SRAF Generation via Diffusion Models.....	560
<i>Minjie Bi, Yang Luo, Xiaoxiao Liang, Zhengzhou Gu, Jinbin Deng, Binwu Zhu, Yuzhe Ma</i>	

## **Chapter 9: Packaging & Multi-physics Simulation**

Hierarchical Decomposition and Interconnection Method for Efficient Thermal Simulation of Chiplet-Based 2.5D System.....	566
<i>Shunxiang Lan, Min Tang, Junfa Mao</i>	
Transformer-based S-parameter Extraction for Coupled Transmission Lines with Vias .....	572
<i>Qin Li, Yanliang Sha, Hao Zhou, Quan Chen</i>	
An Analytical Electrical-Thermal Coupling Model for TSV with Non-Uniform Substrate Temperature .....	578
<i>Xiaoning Ma, Qinzi Xu, Zeyu Sun, Chenghan Wang, Hao He, Kunlong An, Jianyun Liu, He Cao, Daoqing Zhang, Tunan Sun, Zhiqiang Li</i>	
Thermal Modeling and Improvement of 2.5D Chiplet-based Heterogeneous System with Thermal Through Silicon Via.....	584
<i>Wen Shi, Yijiao Wang, Jiayao Wu, Tao Zou, Ruotong Liu, Hui Zhang, Fei Liu, Weisheng Zhao</i>	

Graph Sequence-Based Prediction of Electrothermal Stress Evolution for Power Delivery Networks .....	590
<i>Yuwei Sun, Yunfan Zuo, Jiajun Shen, Pinquan Li, Hao Yan, Longxing Shi</i>	
ATSim3.5D: A Multiscale Thermal Simulator for 3.5D-IC Systems based on Nonlinear Multigrid Method ..	595
<i>Qipan Wang, Tianxiang Zhu, Yibo Lin, Runsheng Wang, Ru Huang</i>	
Stackable Thermal Model for 3D Integration .....	602
<i>Xiangqiao Meng, Yiming Zhang, Yuzhi Liu, Ping Li, Chen Wu, Lei He</i>	
<b>Chapter 10: Technology &amp; Modeling</b>	
Multi-Objective Bayesian Target Interval Optimization for Semiconductor Process Parameters .....	609
<i>Xiao Yang, Xingyu Qin, Yujie Zhang, Jianwang Zhai, Kang Zhao</i>	
HiRL-DCMPE: A Combined HiMOSS and RL Framework for Device Compact Model Parameter Extraction .....	616
<i>Ziyan Zhou, Gongteng Xiao, Shisheng Xiong, Zhaori Bi, Fan Yang, Xuan Zeng, Ye Lu</i>	
APEX: Automating Parameter Extraction of Compact Models with Differential Neural Network Approximation .....	622
<i>Jianing Zhang, Jiaqi Dou, Yang Shen, Bingyi Ye, Xiaojin Li, Yanling Shi, Yuhang Zhang, Yabin Sun</i>	
A Multi-Task Neural Network Model for Simultaneous Classification of Light Intensity and Wavelength in 2D Photodetectors .....	628
<i>Zhixin Chen, Jun Jiang, Zhiyuan Wang, Zichao Ma</i>	
MOIL: An Efficient Multi-objective Optimization Framework for SRAM Cell with Incremental Learning.....	632
<i>Baokang Peng, Guoyao Cheng, Jiajun Qiu, Runsheng Wang, Lining Zhang</i>	
A Spatiotemporal Attention Enhanced ConvLSTM Model for thin film deposition prediction in semiconductor manufacturing.....	637
<i>Kun Pang, Li Ding, Junjie Li, Zhiqiang Li, Hua Shao, Rui Chen, Zhenjie Yao</i>	
HC-PINN: A Hard-Constraint Enhanced PINN for Accurate Device-Level Thermal Simulation .....	643
<i>Honglin Wu, Sihao Chen, Yu Li, Runsheng Wang, Lining Zhang</i>	
Automatic HEMT Device Model Extraction from Document Using AI Agents .....	649
<i>Yuyang Peng, Zenghui Chang, Yipin Xu, Longchang Wu, Hong Cai Chen</i>	
An Efficient Ferroelectric Reconfigurable FET Compact Model for Reprogrammable Circuit Design.....	655
<i>Weiye Sun, Bo Li, Guoyong Shi, Wei Mao, Siying Zheng, Jiuren Zhou, Bing Chen, Yan Liu, Genquan Han</i>	
A Scalable Machine Learning based Device Model with Mixture-of-Expert Neural Networks for Enhanced Accuracy and Efficiency .....	661
<i>Yuxiang Zhou, Baokang Peng, Zian Wang, Yu Li, Runsheng Wang, Lining Zhang</i>	
Wide-Band ANN-based Modeling of Inductors for 0.1um GaAs pHEMT Process .....	666
<i>Linxin Chen, Xiaotian Song</i>	
Towards Accurate Machine-learning-assisted Aging Prediction with Probabilistic Strategy.....	669
<i>Xiaoxiao Qiu, Daoda An, Yixian Wang, Pengpeng Ren, Zhigang Ji</i>	

Recurrent Neural Network Based Aging Open Model Interface for AI-based Compact Model .....	674
<i>Shuhan Wang, Zheng Zhou, Yongjia Wang, Xiaoyan Liu, Xing Zhang</i>	
Compact Model of Superparamagnetic Tunnel Junction Controlled by Spin-Orbit Torque .....	679
<i>Chaoyue Zhang, Yefan Xu, Yu Gong, Shouzhong Peng, Yue Zhang, You Wang</i>	
Task Scheduling and Temperature Optimization Co-Design for Multi-Core Embedded Systems .....	683
<i>Jingxi Yao, Lei Mo, Jie Han, Dan Niu</i>	
Optimization of N/P Performance Matching through Adjusting Extension Region Doping Concentration for Vertical Gate-All-Around FETs .....	689
<i>Xinlong Guo, Tao Liu, Ziqiang Huang, Lewen Qian, Meicheng Liao, Min Xu, David Wei Zhang</i>	
Efficient Parameter Extraction for GaN HEMTs Using Rational Function Assisted Neural Network .....	694
<i>Zhenhai Cui, Guangxin Guo, Yifan Tai, Cong Li, Ziyue Zhao, Hailang Wang, Hailong You</i>	
Experiment and TCAD Hybrid-data-Driven Modeling of Advanced Node GAAFETs by Transfer Learning .....	700
<i>Yuhan Jiang, Haoqing Xu, Kun Luo, Qingzhu Zhang, Huaxiang Yin, Zhiqiang Li, Zhenhua Wu</i>	

## **Chapter 11: Emerging Technologies and Applications**

Electrothermal Simulation and Vertical Interconnect Planning for Integrated Chiplets .....	705
<i>Siyuan Miao, Lingkang Zhu, Wenkai Yang, Teng Lu, Yanze Zhou, Chen Wu, Zhiping Yu, Ting-Jung Lin, Lei He</i>	
Reliable Droplet Routing in Digital Microfluidic Biochips by Reinforcement Learning.....	712
<i>Qinan Chen, Biao Liu, Chen Jiang, Handing Wang, Tsung-Yi Ho, Bo Yuan</i>	
Machine Learning-Assisted Design Automation of Integrated Photonic Devices.....	718
<i>Yiyang Su, Hao Chen, Yipeng Zang, Qinfen Hao, Yuzhe Ma, Yeyu Tong</i>	
PHAROS: An Adaptive Optimization and DRC Correction Tool for Accurate Photonic Design Automation .....	724
<i>Yichi Zhang, ZhaoYang Xin, Guochang Lin, Qisheng Yang, Tian-Ling Ren</i>	

## **Chapter 12: AI & Open Source EDA**

PZ-Agent: A Symbolic-Engine Enhanced LLM Agent for Op-Amp Topology Inquisition .....	730
<i>Mingzhen Li, Bo Li, Tingjie Yang, Guoyong Shi</i>	
ChaTCL: LLM-Based Multi-Agent RAG Framework for TCL Script Generation.....	736
<i>Yibo Rui, Yuanhang Li, Rui Wang, Ruiqi Chen, Yanxiang Zhu, Zhixiong Di, Xi Wang, Ming Ling</i>	
Sketch-to-Style: Augmenting AI4EDA Dataset with Automatic Image Generative Framework .....	743
<i>Xinyue Wu, Xinfei Guo</i>	
SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model ..	749
<i>Mengming Li, Wenji Fang, Qijun Zhang, Zhiyao Xie</i>	
DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization ..	756
<i>Yi Ren, Chenhao Xue, Jiaying Zhang, Chen Zhang, Qiang Xu, Yibo Lin, Lining Zhang, Guangyu Sun</i>	

Unsupervised Defect Detection Based on Self-Supervised Transformers.....	762
<i>Qianqian Ye, Hui Jiang</i>	
An Effective Fixed-Outline Floorplanning Algorithm for Rectilinear Soft Modules.....	766
<i>Yichen Lu, Fuxing Huang, Ziran Zhu</i>	
AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models.....	772
<i>Haoyi Zhang, Shizhao Sun, Yibo Lin, Runsheng Wang, Jiang Bian</i>	
ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA.....	778
<i>Zhengyuan Shi, Zeju Li, Chengyu Ma, Yunhao Zhou, Ziyang Zheng, Jiawei Liu, Hongyang Pan, Lingfeng Zhou, Kezhi Li, Jiaying Zhu, Lingwei Yan, Zhiqiang He, Chenhao Xue, Wentao Jiang, Fan Yang, Guangyu Sun, Xiaoyan Yang, Gang Chen, Chuan Shi, Zhufei Chu, Jun Yang, Qiang Xu</i>	
Spec2Doc2RTL: RTL Generation from Specification with Natural Language Representation.....	784
<i>Zihao Chen, Zihan Lin, Xinhua Chen, Zhiyi Liu, Changxu Liu, Yuxuan Qiao, Yifei Feng, Junjie Zuo, Yifan Song, Fan Yang</i>	
MF-VIT: Lithography Hotspot Detection Based on Multi-scale Feature and Vision Transformer .....	790
<i>Zhou Huang, Zhigang Li, Ming Zhu, Bo Wu, Peifei Chen</i>	
MALTS: A Multi-Agent Large Language Model-Based Layout-to-TCAD Structure Synthesizer.....	795
<i>Jiaqi Dou, Jianing Zhang, Bingyi Ye, Yang Shen, Xiaojin Li, Yanling Shi, Yuhang Zhang, Yabin Sun</i>	
Finetuned Decision Transformer with Tree Search for Logic Synthesis Optimization.....	801
<i>Chenyang Lv, Chenyu Xu, Zhezhi He, Chunyang Feng</i>	
Image2Net: Datasets, Benchmark and Hybrid Framework to Convert Analog Circuit Diagrams into Netlists .....	807
<i>Haohang Xu, Chengjie Liu, Qihang Wang, Wenhao Huang, Yongjian Xu, Weiyu Chen, Anlan Peng, Zhijun Li, Bo Li, Lei Qi, Jun Yang, Yuan Du, Li Du</i>	
AnaSizeCoder: Code Generator for Analog Integrated Circuit Sizing Automation via Large Language Model .....	817
<i>Wenzhao Sun, Yanan Han, Bijian Lan, Qing Peng, Jing Wan</i>	

## Author Index