

# **2024 International Conference on Field Programmable Technology (ICFPT 2024)**

**Sydney, Australia  
10-12 December 2024**



**IEEE Catalog Number: CFP24528-POD  
ISBN: 979-8-3315-2322-0**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24528-POD
ISBN (Print-On-Demand):	979-8-3315-2322-0
ISBN (Online):	979-8-3315-2321-3
ISSN:	2837-0430

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

A Parallel-Trial Double-Update Annealing Processor for Enabling Highly-Effective Solution Search of Constrained Combinatorial Optimization Problems.....	1
<i>Akira Hyodo, Satoru Jimbo, Daiki Okonogi, Genta Inoue, Thiem Van Chu, Masato Motomura, Kazushi Kawamura</i>	
Swift: A Multi-FPGA Framework for Scaling Up Accelerated Graph Analytics .....	10
<i>Oluwole Jaiyeoba, Abdullah T. Mughrabi, Morteza Baradaran, Beenish Gul, Kevin Skadron</i>	
FLUD: A Scalable and Configurable Systolic Array Design for LU Decomposition on FPGAs .....	20
<i>Xingyu Tian, Geng Yang, Zhenman Fang</i>	
Multiqueue-Based FPGA Routing: Relaxed A* Priority Ordering for Improved Parallelism.....	29
<i>Alexandre Singer, Hang Yan, Guozheng Zhang, Mark C. Jeffrey, Mirjana Stojilovic, Vaughn Betz</i>	
FPGA Routing Optimization Based on Multi-Level MUX Architecture .....	38
<i>Xizheng Li, Kaichuang Shi, Wai-Shing Luk, Hao Zhou, Lingli Wang</i>	
Parallel FPGA Routing with On-The-Fly Net Decomposition.....	46
<i>Fahrican Kosar, Mirjana Stojilovic, Vaughn Betz</i>	
FINN-T: Compiling Custom Dataflow Accelerators for Quantized Transformers.....	55
<i>Christoph Berganski, Felix Jentzsch, Marco Platzner, Max Kuhmichel, Heiner Giefers</i>	
Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs.....	65
<i>Muhammad Sabih, Abrarul Karim, Jakob Wittmann, Frank Hannig, Jürgen Teich</i>	
Efficient DSP Packing Method for Neural Network Accelerator .....	74
<i>Zenan Cui, Jingwei Zhang, Weijiang Tang, Hu Chen, Jiaqi Liu, Lizi Zhang, Meng Zhang</i>	
Sensing Timing Margin Contingencies in the Programmable Fabric of FPGAs .....	78
<i>Arun Iyer, Nishant Pawar, Dinesh Gaitonde, Nanditha Rao</i>	
GraphNoC: Graph Neural Networks for Application-Specific FPGA NoC Performance Prediction.....	87
<i>Gurshaant Malik, Nachiket Kapre</i>	
A Regression-Based Approach Towards Estimating the Area, Delay and Leakage Power of Synthesizable FPGA Tiles .....	96
<i>Mousa Al-Qawasmi, Andy G. Ye</i>	
MPD - Multi-Project Die Sharing Enabled by an Embedded FPGA.....	106
<i>Dirk Koch, Myrtle Shah, Gavaskar Kanagara, Riadh Ben Abdelhamid, Nguyen Dao</i>	
HEPPO: Hardware-Efficient Proximal Policy Optimization a Universal Pipelined Architecture for Generalized Advantage Estimation .....	115
<i>Hazem Taha, Ameer M. S. Abdelhadi</i>	
TableCache: An Open-Source, Configurable, Last-Level Cache for FPGA Systems.....	124
<i>Chris Keilbart, Lesley Shannon</i>	
Memory-Efficient Sketch Acceleration for Handling Large Network Flows on FPGAs .....	134
<i>Zhaoyang Han, Yicheng Qian, Michael Zink, Miriam Leiser</i>	

Compass: A Collaborative HLS Design Space Exploration Framework Via Graph Representation Learning and Ensemble Bayesian Optimization.....	143
<i>Huizhen Kuang, Lingli Wang</i>	
Resource Dependency-Aware Scheduling for High-Level Synthesis with GNN and SDC.....	152
<i>Aoxiang Qin, Minghua Shen, Nong Xiao</i>	
TMM-DSE: Topology-Aware MLP-Mixer for QoR Prediction in HLS Design Space Exploration .....	161
<i>Jingwei Zhang, Jiyuan Pu, Hu Chen, Xiang Li, Meng Zhang</i>	
Efficient Table-Lookup Inference of Binarized Convolutions with Kernel-Level Binding on FPGA.....	165
<i>Yuntao Han, He Li, Qiang Liu</i>	
Accelerating RavEn for Real-Time Satellite Image Change Detection.....	169
<i>Hongda Zhou, Weilin Tao, Oliver Diessel, Cormac Purcell</i>	
Hardware-Efficient Homogenized Key-Point Selection for Visual SLAM.....	173
<i>Miyuru Thathsara, Damith Anhehtigama, Siew-Kei Lam, Duvindu Piyasena</i>	
A Hardware-Friendly Rotation Convolution Neural Network and Its FPGA Implementation for Remote Sensing Scene Classification.....	177
<i>Xiang Li, Jingwei Zhang, Junhua Xiang, Yongming Wang, Peng Wang, Yanrong Wang, Feng Xu, Meng Zhang, An Jing</i>	
Famous: Flexible Accelerator for the Attention Mechanism of Transformer on Ultrascale+ FPGAs .....	181
<i>Ehsan Kabir, Md. Arafat Kabir, Austin R. J. Downey, Jason D. Bakos, David Andrews, Miaoqing Huang</i>	
HBMalloc: Dynamic Memory Management in High-Level Synthesis for FPGA HBM.....	183
<i>Yiqing Mao, Yanxing Jin, Wai-Shing Luk, Lingli Wang</i>	
IsoFPGA- a Novel CMOS Galvanic Isolation Technique for Remote Physical Attacks in Multi-Tenant Cloud FPGA .....	185
<i>M. Kawser Ahmed, C. Bobda</i>	
Optimizing DNN Accelerator Compression Using Tolerable Accuracy Loss .....	187
<i>Zhiqiang Que, Anyan Zhao, Jose G. F. Coutinho, Ce Guo, Wayne Luk</i>	
Gradient-Aware Depth Sensitivity Scoring for Optimizing Neural Network Pruning: (PhD Forum Paper) .....	189
<i>Zongcheng Yue, Dongwei Yan, Longyu Ma, Chiu-Wing Sham</i>	
An MLIR-Based Compiler for Hardware Acceleration with Recursion Support: (PhD Forum Paper).....	193
<i>Jiangnan Li, Zhengyi Zhang, Xuegong Zhou, Lingli Wang</i>	
CGRA-HD: An Efficient Reconfigurable Accelerator for Hyperdimensional Computing: (PhD Forum Paper).....	197
<i>Jiayin Qin, Yuan Dai, Lingli Wang</i>	
Increasing the Scalability of Graph Convolution for FPGA-Implemented Event-Based Vision: (PhD Forum Paper).....	201
<i>Piotr Wzorek, Kamil Jeziorek, Tomasz Kryjak, Andrea Pinna</i>	
Design Multi-Model Accelerators Via Automatically Extracting Computational Graph Similarities .....	205
<i>Junyi Zhu, Boyan Han, Qingjie Lang, Dunbo Zhang, Ruoxi Wang, Li Shen</i>	

Load Balanced Sparse Bundle Adjustment Accelerator for CNN-Based Visual-Inertial Odometry on  
FPGA..... 207  
*Yunfei Xiang, Jincheng Yu, Yuanfan Xu, Yu Hu, Kaiyuan Guo, Yuhan Dong, Yu Wang*

Field-Programmable Dynamic Deep Learning..... 209  
*Stewart Denholm, Wayne Luk*

A Table Look-Up Based Quantum Simulation Accelerator on an FPGA .....211  
*Haruhiko Hasegawa, Masayuki Shimoda, Hiroki Nakahara, Takefumi Miyoshi*

**Author Index**