

2024 ACM/IEEE International Conference on Computer Aided Design (ICCAD 2024)

**Newark, New Jersey, USA
27-31 October 2024**

Pages 1-623



**IEEE Catalog Number: CFP24CAD-POD
ISBN: 979-8-3315-2785-3**

**Copyright © 2024, Association for Computing Machinery (ACM)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24CAD-POD
ISBN (Print-On-Demand):	979-8-3315-2785-3
ISBN (Online):	979-8-4007-1077-3
ISSN:	1933-7760

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Quantum State Preparation Circuit Optimization Exploiting Don't Cares	1
<i>Hanyu Wang, Daniel Bochen Tan, Jason Cong</i>	
A Neural-Ordinary-Differential-Equations Based Generic Approach for Process Modeling in DTCO: A Case Study in Chemical-Mechanical Planarization and Copper Plating	10
<i>Yue Qian, Lan Chen</i>	
ATPlace2.5D: Analytical Thermal-Aware Chiplet Placement Framework for Large-Scale 2.5D-IC	19
<i>Qipan Wang, Xueqing Li, Tianyu Jia, Yibo Lin, Runsheng Wang, Ru Huang</i>	
RapidStream IR: Infrastructure for FPGA High-Level Physical Synthesis	28
<i>Jason Lau, Yuanlong Xiao, Yutong Xie, Yuze Chi, Linghao Song, Shaojie Xiang, Michael Lo, Zhiru Zhang, Jason Cong, Licheng Guo</i>	
HeLEM-GR: Heterogeneous Global Routing with Linearized Exponential Multiplier Method	39
<i>Chunyuan Zhao, Zizheng Guo, Rui Wang, Zaiwen Wen, Yun Liang, Yibo Lin</i>	
HeteroExcept: A CPU-GPU Heterogeneous Algorithm to Accelerate Exception-Aware Static Timing Analysis	48
<i>Zizheng Guo, Zuodong Zhang, Wuxi Li, Tsung-Wei Huang, Xizhe Shi, Yufan Du, Yibo Lin, Runsheng Wang, Ru Huang</i>	
OSCA: End-To-End Serial Stochastic Computing Neural Acceleration with Fine-Grained Scaling and Piecewise Activation	57
<i>Yixuan Hu, Yikang Jia, Meng Li, Yuan Wang, Runsheng Wang, Ru Huang</i>	
ZnH2: Augmenting ZNS-Based Storage System with Host-Managed Heterogeneous Zones	66
<i>Yingjia Wang, Lok Yin Chow, Xirui Nie, Yuhong Liang, Ming-Chang Yang</i>	
Hybrid Power Failure Recovery for Intermittent Computing	74
<i>Gan Fang, Jongouk Choi, Changhee Jung</i>	
AyE-Edge: Automated Deployment Space Search Empowering Accuracy Yet Efficient Real-Time Object Detection on the Edge	83
<i>Chao Wu, Yifan Gong, Liangkai Liu, Mengquan Li, Yushu Wu, Xuan Shen, Zhimin Li, Geng Yuan, Weisong Shi, Yanzhi Wang</i>	
One-For-All: An Unified Learning-Based Framework for Efficient Cross-Corner Timing Signoff	92
<i>Linyu Zhu, Yichen Cai, Xinfei Guo</i>	
Automatic Generation of Cycle-Accurate Timing Models from RTL for Hardware Accelerators	101
<i>Yu Zeng, Aarti Gupta, Sharad Malik</i>	
HybriDIFT: Scalable Memory-Aware Dynamic Information Flow Tracking for Hardware	109
<i>Flavien Solt, Kaveh Razavi</i>	
ALISE: Accelerating Large Language Model Serving with Speculative Scheduling	118
<i>Youpeng Zhao, Jun Wang</i>	
AESHA: Accelerating Eigen-Decomposition-Based Sparse Transformer with Hybrid RRAM- SRAM Architecture	127
<i>Xuliang Yu, Tianwei Ni, Xinsong Sheng, Yun Pan, Lei He, Liang Zhao</i>	

PrivQuant: Communication-Efficient Private Inference with Quantized Network/Protocol Co-Optimization.....	136
<i>Tianshi Xu, Shuzhang Zhong, Wenxuan Zeng, Runsheng Wang, Meng Li</i>	
KirchhoffNet: A Scalable Ultra Fast Analog Neural Network.....	145
<i>Zhengqi Gao, Fan-Keng Sun, Ron Rohrer, Duane S. Boning</i>	
FSMM: An Efficient Matrix Multiplication Accelerator Supporting Flexible Sparsity	154
<i>Yuxuan Qiao, Fan Yang, Yecheng Zhang, Xiankui Xiong, Xiao Yao, Haidong Yao</i>	
Joint Placement Optimization for Hierarchical Analog/Mixed-Signal Circuits	163
<i>Xiaohan Gao, Haoyi Zhang, Bingyang Liu, Yibo Lin, Runsheng Wang, Ru Huang</i>	
SeGen: Automatic Topology Generator for Sequencing Elements.....	172
<i>Kyounghun Kang, Wanyeong Jung</i>	
NAND-Tree: A 3D NAND Flash Based Processing in Memory Accelerator for Tree-Based Models on Large-Scale Tabular Data	181
<i>Hongtao Zhong, Taixin Li, Yiming Chen, Wenjun Tang, Juejian Wu, Huazhong Yang, Xueqing Li</i>	
Edge-BiT: Software-Hardware Co-Design for Optimizing Binarized Transformer Networks Inference on Edge FPGA.....	190
<i>Shuai Zhou, Sisi Meng, Huinan Tian, Jun Yu, Kun Wang</i>	
CircuitSeer: RTL Post-PnR Delay Prediction Via Coupling Functional and Structural Representation.....	199
<i>Sanjay Gandham, Joe Walston, Sourav Samanta, Lingxiang Yin, Hao Zheng, Mingjie Lin, Stelios Diamantidis</i>	
The Power of Graph Signal Processing for Chip Placement Acceleration	208
<i>Yiting Liu, Hai Zhou, Jia Wang, Fan Yang, Xuan Zeng, Li Shang</i>	
Fusion of Global Placement and Gate Sizing with Differentiable Optimization.....	216
<i>Yufan Du, Zizheng Guo, Yibo Lin, Runsheng Wang, Ru Huang</i>	
R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation Based on Regions and State Edges	225
<i>David Metz, Nico Reissmann, Magnus Sjölander</i>	
Beyond the Yield Barrier: Variational Importance Sampling Yield Analysis	234
<i>Yanfang Liu, Lei He, Wei W. Xing</i>	
Residual-INR: Communication Efficient on-Device Learning Using Implicit Neural Representation.....	243
<i>Hanqiu Chen, Xuebin Yao, Pradeep Subedi, Cong Hao</i>	
Robust Implementation of Retrieval-Augmented Generation on Edge-Based Computing-In-Memory Architectures	252
<i>Ruiyang Qin, Zheyu Yan, Dewen Zeng, Zhenge Jia, Dancheng Liu, Jianbo Liu, Ahmed Abbasi, Zhi Zheng, Ningyuan Cao, Kai Ni, Jinjun Xiong, Yiyu Shi</i>	
GL0AM: GPU Logic Simulation Using 0-Delay and Re-Simulation Acceleration Method.....	261
<i>Yanqing Zhang, Haoxing Ren, Brucek Khailany</i>	

Physically Aware Synthesis Revisited: Guiding Technology Mapping with Primitive Logic Gate Placement	270
<i>Hongyang Pan, Cunqing Lan, Yiting Liu, Zhiang Wang, Li Shang, Xuan Zeng, Fan Yang, Keren Zhu</i>	
ALISA: An Adaptive Learned Index Structure for Spatial Data on Solid-State Drives	279
<i>Che-Wei Lin, Chun-Feng Wu</i>	
On Reducing the Execution Latency of Superconducting Quantum Processors Via Quantum Job Scheduling.....	288
<i>Wenjie Wu, Yiquan Wang, Ge Yan, Yuming Zhao, Bo Zhang, Junchi Yan</i>	
Natural Language is Not Enough: Benchmarking Multi-Modal Generative AI for Verilog Generation	297
<i>Kaiyan Chang, Zhirong Chen, Yunhao Zhou, Wenlong Zhu, Kun Wang, Haobo Xu, Cangyuan Li, Mengdi Wang, Shengwen Liang, Huawei Li, Yinhe Han, Ying Wang</i>	
Easypart: An Effective and Comprehensive Hypergraph Partitioner for Fpga-Based Emulation	306
<i>Shengbo Tong, Haoyuan Li, Jiahao Xu, Chunyan Pei, Wenjian Yu, Shengjun Liu, Jian Shen</i>	
HG-PIPE: Vision Transformer Acceleration with Hybrid-Grained Pipeline	315
<i>Qingyu Guo, Jiayong Wan, Songqiang Xu, Meng Li, Yuan Wang</i>	
Multi-Objective Software-Hardware Co-Optimization for HD-PIM Via Noise-Aware Bayesian Optimization.....	324
<i>Chien-Yi Yang, Minxuan Zhou, Flavio Ponzina, Suraj Sathya Prakash, Raid Ayoub, Pietro Mercati, Mahesh Subedar, Tajana Rosing</i>	
GAT-Steiner: Rectilinear Steiner Minimal Tree 1 Prediction Using GNNs.....	333
<i>Bugra Onal, Eren Dogan, Muhammad Hadir Khan, Matthew R. Guthaus</i>	
Bayesian-Informed Hyperdimensional Learning for Intelligent and Efficient Data Processing	340
<i>Hamza Errahmouni Barkam, Tamoghno Das, Prathyush Poduval, Sungheon Jeong, Calvin Yeung, Mostafa Solitan, Mohsen Imani</i>	
On the Security Vulnerabilities of MRAM-Based in-Memory Computing Architectures Against Model Extraction Attacks	349
<i>Saion K. Roy, Naresh R. Shanbhag</i>	
Word-Level Augmentation of Formal Proof by Learning from Simulation Traces.....	358
<i>Zhiyuan Yan, Hongce Zhang</i>	
RandOhm: Mitigating Impedance Side-Channel Attacks Using Randomized Circuit Configurations	367
<i>Saleh Khalaj Monfared, Domenic Forte, Shahin Tajik</i>	
An Effective Analytical Placement Approach to Handle Fence Region Constraint	376
<i>Jai-Ming Lin, Yung-Chen Chen, Wei-Yuan Lin, Pin-Yu Chen, Chen-Fa Tsai, De-Shium Fu, Che-Li Lin</i>	
Barber: Balancing Thermal Relaxation Deviations of NISQ Programs by Exploiting Bit-Inverted Circuits	384
<i>Enhyeok Jang, Seungwoo Choi, Youngmin Kim, Jeewoo Seo, Won Woo Ro</i>	
SysMix: Mixed-Size Placement for Systolic-Array-Based Hierarchical Designs.....	393
<i>Donghao Fang, Hailiang Hu, Wuxi Li, Bo Yuan, Jiang Hu</i>	

LSMR: Synergy Randomness in Liquid State Machine and RRAM-Based Analog-Digital Accelerator	401
<i>Ning Lin, Songqi Wang, Xinyuan Zhang, Shaocong Wang, Yangu He, Woyu Zhang, Bo Wang, Jiankun Li, Mingzi Li, Binbin Cui, Yi Li, Jia Chen, Chunwei Xia, Wei Xuan, Xiaoming Chen, Dashan Shang, Zhongrui Wang</i>	
LACO: A Latency-Constraint Offline Neural Network Scheduler Towards Reliable Self-Driving Perception.....	410
<i>Zhanhong Tan, Zijian Zhu, Mengdi Wu, Kaisheng Ma</i>	
TSO-Flow: A Topology Synthesis and Optimization Workflow for Operational Amplifiers with Invertible Graph Generative Model.....	419
<i>Jinglin Han, Yuhao Leng, Xiuli Zhang, Peng Wang</i>	
Adapi: Facilitating DNN Model Adaptivity for Efficient Private Inference in Edge Computing.....	428
<i>Tong Zhou, Jiahui Zhao, Yukui Luo, Xi Xie, Wujie Wen, Caiwen Ding, Xiaolin Xu</i>	
ProPD: Dynamic Token Tree Pruning and Generation for LLM Parallel Decoding	437
<i>Shuzhang Zhong, Zebin Yang, Ruihao Gong, Runsheng Wang, Ru Huang, Meng Li</i>	
CAMSHAP: Accelerating Machine Learning Model Explainability with Analog CAM.....	445
<i>John Moon, Giacomo Pedretti, Pedro Bruel, Sergey Serebryakov, Omar Eldash, Luca Buonanno, Catherine E. Graves, Paolo Faraboschi, Jim Ignowski</i>	
ReCon: Reconfiguring Analog Rydberg Atom Quantum Computers for Quantum Generative Adversarial Networks.....	454
<i>Nicholas S. Dibrita, Daniel Leeds, Yuqian Huo, Jason Ludmir, Tirthak Patel</i>	
An FPGA-Based Key-Switching Accelerator with Ultra-High Throughput for FHE	463
<i>Zhaojun Lu, Peng Xu, Yijie Wang, Yifan Yang, Qidong Chen, Weizong Yu, Gang Qu</i>	
TAP-CAM: A Tunable Approximate Matching Engine Based on Ferroelectric Content Addressable Memory	472
<i>Chenyu Ni, Sijie Chen, Che-Kai Liu, Liu Liu, Mohsen Imani, Thomas Kämpfe, Kai Ni, Michael Niemier, Xiaobo Sharon Hu, Cheng Zhuo, Xunzhao Yin</i>	
A Sparsity-Aware Autonomous Path Planning Accelerator with Algorithm-Architecture Co-Design	481
<i>Yanjun Zhang, Xiaoyu Niu, Yifan Zhang, Hongzheng Tian, Bo Yu, Shaoshan Liu, Sitao Huang</i>	
DDP-Fsim: Efficient and Scalable Fault Simulation for Deterministic Patterns with Two-Dimensional Parallelism.....	490
<i>Feng Gu, Mingjun Wang, Jianan Mu, Zizhen Liu, Jiaping Tang, Hui Wang, Yonghao Wang, Jing Ye, Huawei Li, Xiaowei Li</i>	
Improving Timing & Power Trade-Off in Post-Place Optimization Using Multi-Agent Reinforcement Learning	499
<i>Jaemin Seo, Sejin Park, Seokhyeong Kang</i>	
Cellrejuvo: Rescuing the Aging of 3D Nand Flash Cells with Dense-Sparse Cell Reprogramming.....	508
<i>Han-Yu Liao, Yi-Shen Chen, Jen-Wei Hsieh, Yuan-Hao Chang, Hung-Pin Chen</i>	
PACiM: A Sparsity-Centric Hybrid Compute-In-Memory Architecture Via Probabilistic Approximation.....	517
<i>Wenlun Zhang, Shimpei Ando, Yung-Chin Chen, Satomi Miyagi, Shinya Takamaeda-Yamazaki, Kentaro Yoshioka</i>	

BPINN-EM: Fast Stochastic Analysis of Electromigration Damage Using Bayesian Physics-Informed Neural Networks.....	526
<i>Subed Lamichhane, Mohamadmir Kavousi, Sheldon X.-D. Tan</i>	
MAXCell: PPA-Directed Multi-Height Cell Layout Routing Optimization Using Anytime MaXSAT with Constraint Learning.....	535
<i>Jiun-Cheng Tsai, Wei-Min Hsu, Yun-Ting Hsieh, Yu-Ju Li, Wei Huang, Cn Ho, Hsuan-Ming Huang, Jen-Hang Yang, Heng-Liang Huang, Aaron C. -W. Liang, Charles H. -P. Wen</i>	
Jigsawplanner: Jigsaw-Like Floorplanner for Eliminating Whitespace and Overlap Among Complex Rectilinear Modules.....	544
<i>Xingbo Du, Ruizhe Zhong, Shixiong Kai, Zhentao Tang, Siyuan Xu, Jianye Hao, Mingxuan Yuan, Junchi Yan</i>	
Layout-Level Hardware Trojan Prevention in the Context of Physical Design.....	553
<i>Xingyu Tong, Guohao Chen, Min Wei, Zhijie Cai, Peng Zou, Zhifeng Lin, Jianli Chen</i>	
AceRoute: Adaptive Compute-Efficient FPGA Routing with Pluggable Intra-Connection Bidirectional Exploration	562
<i>Xinning Wei, Ziyun Zhang, Sunan Zou, Kaiwen Sun, Jiahao Zhang, Jiayi Zhang, Ping Fan, Guojie Luo</i>	
An O(m+n)-Space Spatiotemporal Denoising Filter with Cache-Like Memories for Dynamic Vision Sensors	571
<i>Qinghang Zhao, Jiaqi Wang, Yixi Ji, Jinjian Wu, Guangming Shi</i>	
Accelerating Quantum Circuit Simulation with Symbolic Execution and Loop Summarization.....	580
<i>Tian-Fu Chen, Yu-Fang Chen, Jie-Hong Roland Jiang, Sára Jobranová, Ondrej Lengál</i>	
BasisN: Reprogramming-Free RRAM-Based In-Memory-Computing by Basis Combination for Deep Neural Networks	589
<i>Amro Eldebiky, Grace Li Zhang, Xunzhao Yin, Cheng Zhuo, Ing-Chao Lin, Ulf Schlichtmann, Bing Li</i>	
ARO: Autoregressive Operator Learning for Transferable and Multi-Fidelity 3D-IC Thermal Analysis with Active Learning	597
<i>Mingyue Wang, Yuanqing Cheng, Weiheng Zeng, Zhenjie Lu, Vasilis F. Pavlidis, Wei W. Xing</i>	
Voxel-CIM: An Efficient Compute-In-Memory Accelerator for Voxel-Based Point Cloud Neural Networks	606
<i>Xipeng Lin, Shanshi Huang, Hongwu Jiang</i>	
REMNA: Variation-Resilient and Energy-Efficient MLC FeFET Computing-In-Memory Using NAND Flash-Like Read and Adaptive Control.....	615
<i>Taixin Li, Hongtao Zhong, Yixin Xu, Vijaykrishnan Narayanan, Kai Ni, Huazhong Yang, Thomas Kämpfe, Xueqing Li</i>	
A Co-Optimization Framework with Multi-Layer Constraints for Manufacturability	624
<i>Guohao Chen, Chang Liu, Xingyu Tong, Peng Zou, Jianli Chen</i>	
Gacer: Granularity-Aware Concurrency Regulation for Multi-Tenant Deep Learning	633
<i>Yongbo Yu, Fuxun Yu, Zhi Tian, Xiang Chen</i>	
A Hardware-Aware Gate Cutting Framework for Practical Quantum Circuit Knitting.....	642
<i>Xiangyu Ren, Mengyu Zhang, Antonio Barbalace</i>	

Multi-Phase Coupled CMOS Ring Oscillator Based Potts Machine.....	651
<i>Yilmaz Ege Gonul, Baris Taskin</i>	
Equivalence Checking for Flow-Based Computing Using Iterative SAT Solving	660
<i>Sven Thijssen, Muhammad Rashedul Haq Rashed, Md Rubel Ahmed, Suraj Singireddy, Sumit Kumar Jha, Rickard Ewetz</i>	
SCATTER: Algorithm-Circuit Co-Sparse Photonic Accelerator with Thermal-Tolerant, Power-Efficient In-Situ Light Redistribution.....	669
<i>Ziang Yin, Nicholas Gangi, Meng Zhang, Jeff Zhang, Rena Huang, Jiaqi Gu</i>	
Efficient Task Transfer for HLS DSE.....	678
<i>Zijian Ding, Atefeh Sohrabizadeh, Weikai Li, Zongyue Qin, Yizhou Sun, Jason Cong</i>	
MapFormer: Attention-Based Multi-DNN Manager for Throughout & Power Co-Optimization on Embedded Devices	687
<i>Andreas Karatzas, Iraklis Anagnostopoulos</i>	
HDXpose: Harnessing Hyperdimensional Computing's Explainability for Adversarial Attacks	696
<i>Fatemeh Asgarinejad, Flavio Pozina, Onat Gungor, Tajana Rosing, Baris Aksanli</i>	
SNNGX: Securing Spiking Neural Networks with Genetic XOR Encryption on RRAM-Based Neuromorphic Accelerator	705
<i>Kwunhang Wong, Songqi Wang, Wei Huang, Xinyuan Zhang, Yangu He, Karl M. H. Lai, Yuzhong Jiao, Ning Lin, Xiaojuan Qi, Xiaoming Chen, Zhongrui Wang</i>	
Evolutionary Approximation of Ternary Neurons for On-Sensor Printed Neural Networks.....	714
<i>Vojtech Mrazek, Argyris Kokkinis, Panagiotis Papanikolaou, Zdenek Vasicek, Kostas Siozios, Georgios Tzimpragos, Mehdi Tahoori, Georgios Zervakis</i>	
Foveated HDR: Efficient HDR Content Generation on Edge Devices Leveraging User's Visual Attention.....	723
<i>Ziyu Ying, Sandeepa Bhuyan, Yingtian Zhang, Yan Kang, Mahmut T. Kandemir, Chita R. Das</i>	
Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA	732
<i>Yuan Pu, Zhuolun He, Tairu Qiu, Haoyuan Wu, Bei Yu</i>	
Enforcing Hard Constraints in Physics-Informed Learning for Transient Tsv Electromigration Analysis.....	741
<i>Xiaoman Yang, Hai-Bao Chen, Wenjie Zhu, Yuhan Zhang, Yongkang Xue, Pengpeng Ren, Runsheng Wang, Zhigang Ji, Ru Huang</i>	
RareLS: Rarity-Reducing Logic Synthesis for Mitigating Hardware Trojan Threats.....	750
<i>Chang Meng, Mingfei Yu, Hanyu Wang, Wayne Burleson, Giovanni De Micheli</i>	
Co-Designing Binarized Transformer and Hardware Accelerator for Efficient End-To-End Edge Deployment	759
<i>Yuhao Ji, Chao Fang, Shaobo Ma, Haikuo Shao, Zhongfeng Wang</i>	
DISC: Exploiting Data Parallelism of Non-Stencil Computations on CGRAs Via Dynamic Iteration Scheduling.....	768
<i>Yue Liang, Di Mou, Dajiang Liu</i>	
Partial Differential Equation Acceleration by Exploiting Value Similarity	777
<i>Zehua Li, Kaisheng Ma</i>	

Revisiting Sensitivity-Based Analog Sizing with Derivative-Aware Bayesian Optimization and Error-Suppressed Adjoint Analysis.....	786
<i>Ruiyu Lyu, Aidong Zhao, Yuan Meng, Keren Zhu, Zhaori Bi, Changhao Yan, Fan Yang, Dian Zhou, Xuan Zeng</i>	
FLOP: A Flexible Memory-Optimized Processor for Parallel Graph Mining on FPGA.....	795
<i>Guoyu Li, Runzhou Zhang, Jun Yu, Kun Wang</i>	
FaStTherm: Fast and Stable Full-Chip Transient Thermal Predictor Considering Nonlinear Effects	804
<i>Tianxiang Zhu, Qipan Wang, Yibo Lin, Runsheng Wang, Ru Huang</i>	
Flexhe: A Flexible Kernel Generation Framework for Homomorphic Encryption-Based Private Inference.....	813
<i>Jiangrui Yu, Wenxuan Zeng, Tianshi Xu, Renze Chen, Yun Liang, Runsheng Wang, Ru Huang, Meng Li</i>	
Hierarchical Power Co-Optimization and Management for LLM Chiplet Designs	822
<i>Yanchi Dong, Xueping Liu, Xiaochen Hao, Yun Liang, Ru Huang, Le Ye, Tianyu Jia</i>	
AdapMoE: Adaptive Sensitivity-Based Expert Gating and Management for Efficient MoE Inference.....	831
<i>Shuzhang Zhong, Ling Liang, Yuan Wang, Runsheng Wang, Ru Huang, Meng Li</i>	
OCTS: An Optical Clock Tree Synthesis Methodology for 2.5D Systems	840
<i>Aristotelis Tsekouras, Georgios Kyriazidis, Gage Hills, Vasilis F. Pavlidis</i>	
FAS-Trans: Fully Exploiting FFN and Attention Sparsity for Transformer on FPGA	849
<i>Hongji Wang, Yifan Zhang, Jun Yu, Kun Wang</i>	
RABER: Reliability-Aware Bayesian-Optimization-Based Control Layer Escape Routing for Flow-Based Microfluidics.....	858
<i>Siyuan Liang, Rongliang Fu, Mengchu Li, Tsun-Ming Tseng, Ulf Schlichtamnn, Tsung-Yi Ho</i>	
MORPH: More Robust ASIC Placement for Hybrid Region Constraint Management.....	867
<i>Jing Mai, Zuodong Zhang, Yibo Lin, Runsheng Wang, Ru Huang</i>	
Is Vanilla Bayesian Optimization Enough for High-Dimensional Architecture Design Optimization?	876
<i>Yuanhang Gao, Donger Luo, Chen Bai, Bei Yu, Hao Geng, Qi Sun, Cheng Zhuo</i>	
MCUBERT: Memory-Efficient BERT Inference on Commodity Microcontrollers.....	885
<i>Zebin Yang, Renze Chen, Taiqiang Wu, Ngai Wong, Yun Liang, Runsheng Wang, Ru Huang, Meng Li</i>	
DiffSAT: Differential MaxSAT Layer for SAT Solving	894
<i>Yu Zhang, Hui-Ling Zhen, Mingxuan Yuan, Bei Yu</i>	
TransLib: An Extensible Graph-Aware Library Framework for Automated Generation of Transformer Operators on FPGA	901
<i>Yang Liu, Tianchen Wang, Yuxuan Dong, Zexu Zhang, Shun Li, Jun Yu, Kun Wang</i>	
FabGPT: An Efficient Large Multimodal Model for Complex Wafer Defect Knowledge Queries.....	910
<i>Yuqi Jiang, Xudong Lu, Qian Jin, Qi Sun, Hanming Wu, Cheng Zhuo</i>	
ReSCIM: Variation-Resilient High Weight-Loading Bandwidth In-Memory Computation Based on Fine-Grained Hybrid Integration of Multi-Level ReRAM and SRAM Cells.....	918
<i>Xiaomeng Wang, Jingyu He, Kunming Shao, Jiakun Zheng, Fengshi Tian, Tim Kwang-Ting Cheng, Chi-Ying Tsui</i>	

SEM-CLIP: Precise Few-Shot Learning for Nanoscale Defect Detection in Scanning Electron Microscope Image	927
<i>Qian Jin, Yuqi Jiang, Xudong Lu, Yumeng Liu, Yining Chen, Dawei Gao, Qi Sun, Cheng Zhuo</i>	
An Agile Framework for Efficient LLM Accelerator Development and Model Inference.....	935
<i>Lvcheng Chen, Ying Wu, Chenyi Wen, Shizhang Wang, Li Zhang, Bei Yu, Qi Sun, Cheng Zhuo</i>	
Efficient High-Fidelity Two-Dimensional Warpage Modeling for Advanced Packaging Analysis.....	944
<i>Shao-Yu Lo, Maoze Liu, Yao-Wen Chang</i>	
Single Instruction Isolation for RISC-V Vector Test Failures.....	953
<i>Manfred Schlägl, Daniel Große</i>	
CFIRSTNET: Comprehensive Features for Static IR Drop Estimation with Neural Network.....	962
<i>Yu-Tung Liu, Yu-Hao Cheng, Shao-Yu Wu, Hung-Ming Chen</i>	
Sustainable High-Performance Instruction Selection for Superscalar Processors.....	971
<i>Saeideh Sheikhpour, David Metz, Erling Jellum, Magnus Sjölander, Lieven Eeckhout</i>	
Automatic Verification and Identification of Partial Retention Register Sets for Low-Power Designs	980
<i>Yu-An Shih, Sharad Malik</i>	
Accelerating Fault Injection for Validating Processor RTL Implementations	989
<i>Yi Yuan, Derek Chiou</i>	
Efficient Ultra-Dense 3D IC Power Delivery and Cooling Using 3D Thermal Scaffolding	998
<i>Dennis Rich, Tathagata Srimani, Mohamadali Malakoutian, Srabanti Chowdhury, Subhasish Mitra</i>	
ChatOPU: An FPGA-Based Overlay Processor for Large Language Models with Unstructured Sparsity.....	1007
<i>Tiandong Zhao, Shaoqiang Lu, Chen Wu, Lei He</i>	
MapTune: Advancing ASIC Technology Mapping Via Reinforcement Learning Guided Library Tuning	1016
<i>Mingju Liu, Daniel Robinson, Yingjie Li, Cunxi Yu</i>	
Enabling Robust Inverse Lithography with Rigorous Multi-Objective Optimization.....	1026
<i>Yang Luo, Xiaoxiao Liang, Yuzhe Ma</i>	
Differentiable Edge-Based OPC.....	1035
<i>Guojin Chen, Haoyu Yang, Haoxing Ren, Bei Yu, David Z. Pan</i>	
An Access Pattern-Aware Hybrid Learning-Based and Conventional Mapping for Solid-State Drives	1044
<i>Qian Wei, Xiaosu Guo, Jie Wang, Zhaoyan Shen, Dongxiao Yu, Zhiping Jia, Bingzhe Li</i>	
ConSmax: Hardware-Friendly Alternative Softmax with Learnable Parameters	1053
<i>Shiwei Liu, Guan Chen Tao, Yifei Zou, Derek Chow, Zichen Fan, Kauna Lei, Bangfei Pan, Dennis Sylvester, Gregory Kielian, Mehdi Saligane</i>	
Peak Power and Dynamic IR-Drop Assessment Via Waveform Augmenting	1062
<i>Yihan Wen, Juan Li, Bei Yu, Xiaoyi Wang</i>	
PulseRF: Physics-Augmented ML Modeling and Synthesis for High-Frequency RFIC Design	1071
<i>Hyunsu Chae, Hao Yu, Sensen Li, David Z. Pan</i>	

AGC: A Unified Architecture for Accelerating K-Nearest Neighbor Graph Construction in Vector Search.....	1080
<i>Lei Dai, Ziming Yuan, Wen Li, Shengwen Liang, Kaiwei Zou, Ying Wang, Cheng Liu, Huawei Li, Xiaowei Li</i>	
OFT: An Accelerator with Eager Gradient Prediction for Attention Training	1089
<i>Miao Wang, Shengbing Zhang, Sijia Wang, Zhao Yang, Meng Zhang</i>	
A Processing-Using-Memory Architecture for Commodity DRAM Devices with Enhanced Compatibility and Reliability	1098
<i>Hoon Shin, Rihae Park, Jae W. Lee</i>	
A Physical and Timing Aware Placement Optimization Framework Based on Graph Neural Network.....	1108
<i>Wenjie Ding, Zhanhua Zhang, Guoqing He, Peng Cao</i>	
Leda: Leveraging Tiling Dataflow to Accelerate SpMM on HBM-Equipped FPGAs for GNNs	1117
<i>Enxin Yi, Jiarui Bai, Yijie Nie, Dan Niu, Zhou Jin, Weifeng Liu</i>	
RISCsparse: Point Cloud Inference Engine on RISC-V Processor.....	1126
<i>Shangran Lin, Xinrui Zhu, Baohui Xie, Tinghuan Chen, Cheng Zhuo, Qi Sun, Bei Yu</i>	
RTLRewriter: Methodologies for Large Models Aided RTL Code Optimization	1134
<i>Xufeng Yao, Yiwen Wang, Xing Li, Yingzhao Lian, Ran Chen, Lei Chen, Mingxuan Yuan, Hong Xu, Bei Yu</i>	
Towards Floating Point-Based Attention-Free LLM: Hybrid PIM with Non-Uniform Data Format and Reduced Multiplications	1141
<i>Lidong Guo, Zhenhua Zhu, Tengxuan Liu, Xuefei Ning, Shiyao Li, Guohao Dai, Huazhong Yang, Wangyang Fu, Yu Wang</i>	
Sustainable Hardware Specialization	1150
<i>Pranav Dangi, Thilini Kaushalya Bandara, Saeideh Sheikhpour, Tulika Mitra, Lieven Eeckhout</i>	
LiTformer: Efficient Modeling and Analysis of High-Speed Link Transmitters Using Non-Autoregressive Transformer	1159
<i>Songyu Sun, Xiao Dong, Yanliang Sha, Quan Chen, Cheng Zhuo</i>	
EPipe: Pipeline Inference Framework with High-Quality Offline Parallelism Planning for Heterogeneous Edge Devices	1168
<i>Yi Xiong, Weihong Liu, Rui Zhang, Yulong Zu, Zongwei Zhu, Xuehai Zhou</i>	
MatFactory: A Framework for High-Performance Matrix Factorization on FPGAs.....	1178
<i>Mingzhe Zhang, Xiaochen Hao, Hongbo Rong, Wenguang Chen</i>	
HLSPilot: LLM-Based High-Level Synthesis.....	1187
<i>Chenwei Xiong, Cheng Liu, Huawei Li, Xiaowei Li</i>	
RankTuner: When Design Tool Parameter Tuning Meets Preference Bayesian Optimization.....	1196
<i>Peng Xu, Su Zheng, Yiyang Ye, Chen Bai, Siyuan Xu, Hao Geng, Tsung-Yi Ho, Bei Yu</i>	
Potter: A Parallel Overlap-Tolerant Router for UltraScale FPGAs.....	1203
<i>Xinshi Zang, Wenhao Lin, Jinwei Liu, Evangeline F. Y. Young</i>	
Optimal Layout Synthesis of Multi-Row Standard Cells for Advanced Technology Nodes.....	1211
<i>Sehyeon Chung, Hyunbae Seo, Handong Cho, Kyumyung Choi, Taewhan Kim</i>	

EI-PIT: A Parallel-In-Time Exponential Integrator Method for Transient Linear Circuit Simulation.....	1219
<i>Hang Zhou, Quan Chen</i>	
APINT: A Full-Stack Framework for Acceleration of Privacy-Preserving Inference of Transformers Based on Garbled Circuits.....	1227
<i>Hyunjun Cho, Jaeho Jeon, Jaehoon Heo, Joo-Young Kim</i>	
InstantGR: Scalable GPU Parallelization for Global Routing.....	1236
<i>Shiju Lin, Liang Xiao, Jinwei Liu, Evangeline F. Y. Young</i>	
Balor: HLS Source Code Evaluator Based on Custom Graphs and Hierarchical GNNs.....	1244
<i>Emmet Murphy, Lana Josipovic</i>	
Pseudo Adjoint Optimization: Harnessing the Solution Curve for SPICE Acceleration.....	1253
<i>Jiatai Sun, Xiaru Zha, Chao Wang, Xiao Wu, Dan Niu, Wei Xing, Zhou Jin</i>	
FlexInt: A New Number Format for Robust Sub-8-Bit Neural Network Inference.....	1262
<i>Hyeonuk Sim, Minuk Hong, Sugil Lee, Jongeun Lee</i>	
DeepGate3: Towards Scalable Circuit Representation Learning.....	1269
<i>Zhengyuan Shi, Ziyang Zheng, Sadaf Khan, Jianyuan Zhong, Min Li, Qiang Xu</i>	
TReCiM: Lower Power and Temperature-Resilient Multibit 2FeFET-1T Compute-In-Memory Design.....	1278
<i>Yifei Zhou, Thomas Kämpfe, Kai Ni, Hussam Amrouch, Cheng Zhuo, Xunzhao Yin</i>	
UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators	1287
<i>Dongsheng Zuo, Jiadong Zhu, Chenglin Li, Yuzhe Ma</i>	
CSP: Comprehensively-Sparsified Preconditioner for Efficient Nonlinear Circuit Simulation	1296
<i>Yuxuan Zhao, Xiaoyu Yang, Yinuo Bai, Lijie Zeng, Dan Niu, Weifeng Liu, Zhou Jin</i>	
RL-Fill: Timing-Aware Fill Insertion Using Reinforcement Learning	1305
<i>Jinoh Cho, Seonghyeon Park, Jakang Lee, Sung-Yun Lee, Jinmo Ahn, Seokhyeong Kang</i>	
Fast and Efficient 2-Bit LLM Inference on GPU: 2/4/16-Bit in a Weight Matrix with Asynchronous Dequantization.....	1313
<i>Jinhao Li, Jiaming Xu, Shiyao Li, Shan Huang, Jun Liu, Yaoxiu Lian, Guohao Dai</i>	
LEAP: Learning-Guided Quality Cut Selection for Faster Technology Mapping.....	1322
<i>Chandrabhushan Reddy Chigarapally, Harshwardhan Nitin Bhakkad, Animesh Basak Chowdhury, Chandan Karfa, Sukanta Bhattacharjee</i>	
MARCA: Mamba Accelerator with ReConfigurable Architecture.....	1328
<i>Jinhao Li, Shan Huang, Jiaming Xu, Jun Liu, Li Ding, Ningyi Xu, Guohao Dai</i>	
LAG-Sizer: A Novel Gate Sizer Based on Leak Generative Adversarial Network with Feature Fusion.....	1337
<i>Zhanhua Zhang, Wenjing Ding, Guoqing He, Peng Cao</i>	
ShiftCAM: A Time-Domain Content Addressable Memory Utilizing Shifted Hamming Distance for Robust Genome Analysis	1346
<i>Peiyi He, Ruibin Mao, Keyi Shan, Yunwei Tong, Zhicheng Xu, Muyuan Peng, Ruibang Luo, Can Li</i>	

MEIC: Re-Thinking RTL Debug Automation Using LLMs.....	1355
<i>Ke Xu, Jialin Sun, Yuchen Hu, Xinwei Fang, Weiwei Shan, Xi Wang, Zhe Jiang</i>	
Minimizing Worst-Case Data Transmission Cycles in Wavelength-Routed Optical NoC Through Bandwidth Allocation.....	1364
<i>Liaoyuan Cheng, Mengchu Li, Tsun-Ming Tseng, Ulf Schlichtmann</i>	
Hybrid Modeling and Weighting for Timing-Driven Placement with Efficient Calibration	1372
<i>Bangqi Fu, Lixin Liu, Martin D. F. Wong, Evangeline F. Y. Young</i>	
Tiny Deep Ensemble: Uncertainty Estimation in Edge AI Accelerators Via Ensembling Normalization Layers with Shared Weights	1381
<i>Soyed Tuhin Ahmed, Michael Hefenbrock, Mehdi B. Tahoori</i>	
A Hypergraph Partitioner Utilizing a Novel Graph Generative Model	1390
<i>Magi Chen, Ting-Chi Wang</i>	
Towards Uncertainty-Quantifiable Biomedical Intelligence: Mixed-Signal Compute-In-Entropy for Bayesian Neural Networks	1399
<i>Likai Pei, Yifan Qin, Zephan M. Enciso, Boyang Cheng, Jianbo Liu, Steven Davis, Zhenge Jia, Michael Niemier, Yiyu Shi, X. Sharon Hu, Ningyuan Cao</i>	
A Framework for Explainable, Comprehensive, and Customizable Memory-Centric Workloads	1408
<i>Mohamed Abuelala, Mohamed Hassan</i>	
AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge.....	1417
<i>Anees Ahmed, Nojan Sheybani, Davi Moreno, Nges Brian Njungle, Teng kai Gong, Michel Kinsy, Farinaz Koushanfar</i>	
Multi-Tier 3D SRAM Module Design: Targeting Bit-Line and Word-Line Folding.....	1426
<i>Aditya S. Iyer, Daehyun Kim, Saibal Mukhopadhyay, Sung Kyu Lim</i>	
Detecting Fraudulent Services on Quantum Cloud Platforms Via Dynamic Fingerprinting.....	1435
<i>Jindi Wu, Tianjie Hu, Qun Li</i>	
Neural Architecture Search for Highly Bespoke Robust Printed Neuromorphic Circuits.....	1443
<i>Priyanjana Pal, Haibin Zhao, Tara Gheshlaghi, Michael Hefenbrock, Michael Beigl, Mehdi B. Tahoori</i>	
A Built-In Integrated Rowhammer, Rowpress, and Leakage Detection Sensor for DRAM.....	1452
<i>Nezam Rohbani, Rouzbeh Pirayadi, Mohammad Arman Soleimani, Adrian Cristal Kestelman, Osman Unsal, Hamid Sarbazi-Azad</i>	
Floorset - A VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs.....	1460
<i>Uday Mallappa, Hesham Mostafa, Mikhail Galkin, Mariano Phielipp, Somdeb Majumdar</i>	
Towards Energy-Aware Federated Learning Via MARL: A Dual-Selection Approach for Model and Client	1469
<i>Jun Xia, Yi Zhang, Yiyu Shi</i>	
ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models.....	1478
<i>Yuxuan Yin, Yu Wang, Boxun Xu, Peng Li</i>	

AI-Driven Evaluation and Optimization of Bump Pitch Effects on Chiplet and Interposer Design Quality.....	1487
<i>Seungmin Woo, Pruek Vanna-Iampikul, Sung Kyu Lim</i>	
Modern Fixed-Outline Floorplanning with Rectilinear Soft Modules.....	1496
<i>Yu-Yang Chen, Yi-Chen Lin, Tzu-Han Hsu, Iris Hui-Ru Jiang, Tung-Chieh Chen, Tai-Chen Chen, Hua-Yu Chang</i>	
SMT-Based Layout Synthesis for Silicon-Based Quantum Computing with Crossbar Architecture	1505
<i>Sheng-Tan Huang, Ying-Jie Jiang, Shao-Yun Fang, Chung-Kuan Cheng</i>	
TSB: Tiny Shared Block for Efficient DNN Deployment on NVCIM Accelerators.....	1513
<i>Yifan Qin, Zheyu Yan, Zixuan Pan, Wujie Wen, Xiaobo Sharon Hu, Yiyu Shi</i>	
ASCENT: Amplifying Power Side-Channel Resilience Via Learning & Monte-Carlo Tree Search.....	1522
<i>Jitendra Bhandari, Animesh Basak Chowdhury, Ozgur Sinanoglu, Siddharth Garg, Ramesh Karri, Johann Knechtel</i>	
LaserEscape: Detecting and Mitigating Optical Probing Attacks.....	1530
<i>Saleh Khalaj Monfared, Kyle Mitard, Andrew Cannon, Domenic Forte, Shahin Tajik</i>	
Reinforcement Learning-Enhanced Cloud-Based Open Source Analog Circuit Generator for Standard and Cryogenic Temperatures in 130-Nm and 180-Nm OpenPDKs.....	1540
<i>Ali Hammoud, Anhang Li, Wen Tian, Ayushman Tripathi, Harsh Khandeparkar, Ryan Wans, Gregory Kielian, Boris Murmann, Dennis Sylvester, Mehdi Saligane</i>	
An Effective ECO Methodology for Reducing Back-Side Design Rule Violations in Double-Sided Signal Routing.....	1547
<i>Che-Ping Tsai, Fang-Yu Hsu, Wai-Kei Mak, Ting-Chi Wang</i>	
NORNS: Three Guides for Efficient Automatic Post-Fabrication Optimization of Modern NAND Flash Memory.....	1556
<i>Earl Kim, Hyunuk Cho, Sungjun Cho, Myungsuk Kim, Jisung Park, Jaeyong Jeong, Eunkyong Kim, Sunghoi Hur</i>	
Spiking Transformer Hardware Accelerators in 3D Integration	1565
<i>Boxun Xu, Junyoung Hwang, Pruek Vanna-Iampikul, Sung Kyu Lim, Peng Li</i>	
Accurate, Yet Scalable: A SPICE-Based Design and Optimization Framework for eNVM-Based Analog In-Memory Computing	1574
<i>S M Mojahidul Ahsan, Muhammad Sakib Shahriar, Mrityika Chowdhury, Tanvir Hossain, Md Sakib Hasan, Tamzidul Hoque</i>	
Placement Tomography-Based Routing Blockage Generation for DRV Hotspot Mitigation.....	1583
<i>Andrew B. Kahng, Sayak Kundu, Dooseok Yoon</i>	
Analyzing the Impact of FinFET Self-Heating on the Performance of RF Power Amplifiers	1592
<i>Nibedita Karmokar, Sai-Wang Tam, Thanh Viet Dinh, Vidya A. Chhabria, Ramesh Harjani, Sachin S. Sapatnekar</i>	
OriGen: Enhancing RTL Code Generation with Code-To-Code Augmentation and Self-Reflection.....	1601
<i>Fan Cui, Chenyang Yin, Kexing Zhou, Youwei Xiao, Guangyu Sun, Qiang Xu, Qipeng Guo, Demin Song, Dahua Lin, Xingcheng Zhang, Yun Eric Liang</i>	
RACI: A Resource-Aware Cooperative Inference Framework on Heterogeneous Edge Devices	1610
<i>Zhenyu Wang, Ao Ren, Duo Liu, Haining Fang, Jiaxing Shi, Yujuan Tan, Xianzhang Chen</i>	

Hyena: Optimizing Homomorphically Encrypted Convolution for Private CNN Inference.....	1619
<i>Hyeri Roh, Woo-Seok Choi</i>	
TopoOrderPart: A Multi-Level Scheduling-Driven Partitioning Framework for Processor-Based Emulation	1628
<i>Shunyang Bi, Jing Tang, Hailong You, Haonan Wu, Cong Li, Richard Sun</i>	
PolarGate: Breaking the Functionality Representation Bottleneck of And-Inverter Graph Neural Network.....	1637
<i>Jiawei Liu, Jianwang Zhai, Mingyu Zhao, Zhe Lin, Bei Yu, Chuan Shi</i>	
CoCoA: Algorithm-Hardware Co-Design for Large-Scale GNN Training Using Compressed Graph	1646
<i>Yunki Han, Jaekang Shin, Gunhee Park, Lee-Sup Kim</i>	
TP-DCIM: Transposable Digital SRAM CIM Architecture for Energy Efficient and High Throughput Transformer Acceleration	1655
<i>Junwoo Park, Kyeongho Lee, Jongsun Park</i>	
μ LAM $\$$: A LLM-Powered Assistant for Real-Time Micro-Architectural Attack Detection and Mitigation	1663
<i>Upasana Mandal, Shubhi Shukla, Ayushi Rastogi, Sarani Bhattacharya, Debdeep Mukhopadhyay</i>	
Explainable and Layout-Aware Timing Prediction.....	1672
<i>Zhengyang Lyu, Xiaqing Li, Zidong Du, Qi Guo</i>	
Mixed-Precision Neural Networks on RISC-V Cores: ISA Extensions for Multi-Pumped Soft SIMD Operations	1681
<i>Giorgos Armeniakos, Alexis Maras, Sotirios Xydis, Dimitrios Soudris</i>	
VeriCHERI: Exhaustive Formal Security Verification of CHERI at the RTL	1690
<i>Anna Lena Duque Antn, Johannes Mller, Philipp Schmitz, Tobias Jauch, Alex Wezel, Lucas Deutschmann, Mohammad R. Fadiheh, Dominik Stoffel, Wolfgang Kunz</i>	
Enhancing DNN Accelerator Integrity Via Selective and Permuted Recomputation	1699
<i>Jhon Ordoñez, Chengmo Yang</i>	
DoS-FPGA: Denial of Service on Cloud FPGAs Via Coordinated Power Hammering	1707
<i>Hassan Nassar, Philipp Machauer, Lars Bauer, Dennis Gnad, Mehdi Tahoori, Jörg Henkel</i>	
EXPECT: On the Security Implications of Violations in AXI Implementations	1716
<i>Melisande Zonta-Roudes, Andres Meza, Nora Hinderling, Lucas Deutschmann, Francesco Restuccia, Shweta Shinde, Ryan Kastner</i>	
(Invited Paper) Overview of 2024 CAD Contest at ICCAD	1725
<i>Shao-Yun Fang, Yi-Yu Liu, Chung-Kuan Cheng, Tsun-Ming Tseng</i>	
Invited Paper: LLM4HWDesign Contest: Constructing a Comprehensive Dataset for LLM-Assisted Hardware Code Generation with Community Efforts.....	1728
<i>Zhongzhi Yu, Chaojian Li, Yongan Zhang, Mingjie Liu, Nathaniel Pinckney, Wenfei Zhou, Haoyu Yang, Rongjian Liang, Haoxing Ren, Yingyan Lin</i>	
Invited Paper: 2024 ICCAD CAD Contest Problem A: Reinforcement Logic Optimization for a General Cost Function.....	1733
<i>Chung-Han Chou, Chih-Jen Jacky Hsu, Chi-An Rocky Wu, Kuan-Hua Tu, Kwangsoo Han, Zhou Li</i>	

(Invited Paper) 2024 ICCAD CAD Contest Problem B: Power and Timing Optimization Using Multibit Flip-Flop.....	1737
<i>Sheng-Wei Yang, Jih-Wei Hsu, Ting Wei Li, Tzu-Hsuan Chen, Chin-Fang Cindy Shen</i>	
Invited Paper: 2024 ICCAD CAD Contest Problem C: Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration.....	1743
<i>Bing-Yue Wu, Rongjian Liang, Geraldo Pradipta, Anthony Agnesina, Haoxing Ren, Vidya A. Chhabria</i>	
Exploration of Timing and Higher-Energy Attacks on Quantum Random Access Memory	1748
<i>Yizhuo Tan, Chuanqi Xu, Jakub Szefer</i>	
Fortifying the NAND Flash Supply Chain with Innovative Security Primitives.....	1757
<i>Matchima Buddhanoy, Biswajit Ray</i>	
Optimizing Supply Chain Management Using Permissioned Blockchains: Invited Paper	1764
<i>Aritri Priya Saha, Ujjwal Guin</i>	
Detecting Hardware Trojans in Manufactured Chips Without Reference: A GMM-Based Approach.....	1771
<i>Mahsa Tahghigh, Hassan Salmani</i>	
Systematic Use of Random Self-Reducibility in Cryptographic Code Against Physical Attacks	1778
<i>Ferhat Erata, Tinghung Chiu, Anthony Etim, Srilalith Nampally, Tejas Raju, Rajashree Ramu, Ruzica Piskac, Timos Antonopoulos, Wenjie Xiong, Jakub Szefer</i>	
Extending High-Level Synthesis with AI/ML Methods	1787
<i>Nicolas Bohm Agostini, Ankur Limaye, Claudio Barone, Marco Minutoli, Vito Giovanni Castellana, Joseph Manzano, Antonino Tumeo, Giovanni Gozzi, Michele Fiorito, Serena Curzel, Fabrizio Ferrandi</i>	
ISLU: Indexing-Efficient Sparse LU Factorization for Circuit Simulation on GPUs (Invited Paper)	1793
<i>Dan Niu, Yiyang Tao, Zhou Jin, Yichao Dong, Chao Wang, Changyin Sun</i>	
Dataflow Accelerator Architecture for Autonomous Machine Computing (Invited Paper).....	1802
<i>Shaoshan Liu, Yuhao Zhu, Bo Yu, Jean-Luc Gaudiot, Guang R. Gao</i>	
Imaging, Computing, and Human Perception: Three Agents to Usher in the Autonomous Machine Computing Era	1809
<i>Yuhao Zhu</i>	
Co-Designing NVM-Based Systems for Machine Learning and In-Memory Search Applications	1817
<i>Jörg Henkel, Lokesh Siddhu, Hassan Nassar, Lars Bauer, Jian-Jia Chen, Christian Hakert, Tristan Seidl, Kuan Hsun Chen, Xiaobo Sharon Hu, Mengyuan Li, Chia-Lin Yang, Ming-Liang Wei</i>	
(Invited Paper) Non-Volatile Memory Technologies for Edge AI Applications.....	1825
<i>Xiaoyu Sun, Win-San Khwa, Xiaochen Peng, Meng-Fan Chang, Kerem Akarvardar</i>	
EDALearn: A Comprehensive RTL-To-Signoff EDA Benchmark for Democratized and Reproducible ML for EDA Research.....	1832
<i>Jingyu Pan, Chen-Chia Chang, Zhiyao Xie, Yiran Chen, Hai Helen Li</i>	
AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis (Invited)	1840
<i>Jintao Li, Haochang Zhi, Ruiyu Lyu, Wangzhen Li, Zhaori Bi, Keren Zhu, Yanhan Zeng, Weiwei Shan, Changhao Yan, Fan Yang, Yun Li, Xuan Zeng</i>	

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation: Invited Paper.....	1849
<i>Shang Liu, Yao Lu, Wenji Fang, Mengming Li, Zhiyao Xie</i>	
Invited: Generative Methods in EDA: Innovations in Dataset Generation and EDA Tool Assistants.....	1858
<i>Vidya A. Chhabria, Bing-Yue Wu, Utsav Sharma, Kishor Kunal, Austin Rovinski, Sachin S. Sapatnekar</i>	
Invited Paper: OpenNTT - An Automated Toolchain for Compiling High-Performance NTT Accelerators in FHE	1865
<i>Florian Krieger, Florian Hirner, Ahmet Can Mert, Sujoy Sinha Roy</i>	
Invited Paper: HERMES: Homomorphic Encryption Over Residual Number System for Multi-Level EvaluationS	1874
<i>Antian Wang, Kaiyuan Zhang, Keshab K. Parhi, Yingjie Lao</i>	
A Comparison on Constrain Encoding Methods for Quantum Approximate Optimization Algorithm	1881
<i>Yiwen Liu, Qingyue Jiao, Yiyu Shi, Ke Wan, Shangjie Guo</i>	
Compiler Optimizations for QAOA	1888
<i>Yuchen Zhu, Yidong Zhou, Jinglei Cheng, Yuwei Jin, Boxi Li, Siyuan Niu, Zhiding Liang</i>	
Parameter Setting Heuristics Make the Quantum Approximate Optimization Algorithm Suitable for the Early Fault-Tolerant Era (Invited Paper)	1895
<i>Zichang He, Ruslan Shaydulin, Dylan Herman, Changhao Li, Rudy Raymond, Shree Hari Sureshababu, Marco Pistoia</i>	
GNN-Based Performance Prediction of Quantum Optimization of Maximum Independent Set: Special Session Paper.....	1902
<i>Atefeh Sohrabizadeh, Wan-Hsuan Lin, Daniel Bochen Tan, Madelyn Cain, Sheng-Tao Wang, Mikhail D. Lukin, Jason Cong</i>	
Invited Paper: Large Scale Delocalized Federated Learning Over a Huge Diversity of Devices in Emerging Next-Generation Edge Intelligence Environments	1908
<i>Mahdi Morafah, Hojin Chang, Bill Lin</i>	
Invited Paper: Error Correction and Detection for Analog AI Computing in Edge Systems.....	1916
<i>Anxiao Andrew Jiang</i>	
Invited Paper: Co-Designing 2.5D Silicon Photonic Accelerators for Distributed Transformer at the Edge.....	1923
<i>Dharanidhar Dang, Priyabrata Dash, Luqi Zheng, Haitong Li</i>	
Invited Paper: A Materials- And Devices-Centric Approach to Neuromorphic Computing.....	1932
<i>Shaloo Rakheja</i>	
Invited Paper: Fault Tolerant In-Memory Computing Based on Emerging Technologies for Ultra-Low Precision Edge AI Accelerators.....	1941
<i>Akul Malhotra, Sumeet Kumar Gupta</i>	
LLM-AID: Leveraging Large Language Models for Rapid Domain-Specific Accelerator Development	1950
<i>Farshad Firouzi, Sri Sai Rakesh Nakkilla, Chenghao Fu, Sanmitra Banerjee, Jonti Talukdar, Krishnendu Chakrabarty</i>	

Strengthening the Foundations of Ic Physical Design and MI Eda Research	1959
<i>Vidya A. Chhabria, Vikram Gopalakrishnan, Andrew B. Kahng, Sayak Kundu, Zhiang Wang, Bing-yue Wu, Dooseok Yoon</i>	
Invited Paper Shedding Light on LLMs: Harnessing Photonic Neural Networks for Accelerating LLMs.....	1968
<i>Salma Afifi, Sudeep Pasricha, Mahdi Nikdast</i>	
Heterogeneous Manycore In-Memory Computing Architectures: (Invited Paper).....	1976
<i>Chukwufumnanya Ogbogu, Gaurav Narang, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande</i>	
Package Modeling and Analysis for Heterogeneous Integration: Invited Paper.....	1983
<i>Christopher Bailey, Leslie K. Hwang, Pallavi Praful</i>	
Hardware-Aware Quantization for Accurate Memristor-Based Neural Networks.....	1990
<i>Sumit Diware, Mohammad Amin Yaldagard, Rajendra Bishnoi</i>	
Neuromorphic Computing for Graph Analytics	1999
<i>Anup Das</i>	
Thinking and Moving: An Efficient Computing Approach for Integrated Task and Motion Planning in Cooperative Embodied AI Systems (Invited Paper).....	2006
<i>Zishen Wan, Yuhang Du, Mohamed Ibrahim, Yang Zhao, Tushar Krishna, Arijit Raychowdhury</i>	
Generative AI Agents in Autonomous Machines: A Safety Perspective.....	2013
<i>Jason Jabbour, Vijay Janapa Reddi</i>	
Invited Paper: Enhancing Privacy-Preserving Computing with Optimized CKKS Encryption: A Hardware Acceleration Approach.....	2026
<i>Tianyou Bao, Pengzhou He, Jiafeng Xie</i>	
Invited Paper: Efficient Design of FHEW/TFHE Bootstrapping Implementation with Scalable Parameters	2035
<i>Ming-Chien Ho, Yu-Te Ku, Yu Xiao, Feng-Hao Liu, Chih-Fan Hsu, Ming-Ching Chang, Shih-Hao Hung, Wei-Chao Chen</i>	
Invited Paper : Open Source Heterogeneous Chiplet-Based Computing Architectures	2044
<i>Adrian Evans, César Fuguet, Davy Million</i>	
(Invited Paper) Are LLMs Any Good for High-Level Synthesis?	2052
<i>Yuchao Liao, Tosiron Adegbija, Roman Lysecky</i>	

Author Index