

2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2025)

**Kalamata, Greece
6-9 July 2025**

Pages 1-423



**IEEE Catalog Number: CFP25179-POD
ISBN: 979-8-3315-3478-3**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25179-POD
ISBN (Print-On-Demand):	979-8-3315-3478-3
ISBN (Online):	979-8-3315-3477-6
ISSN:	2159-3469

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

High-Precision BGR Design with Advanced Curvature Compensation & Optimized Layout in 28 nm CMOS Technology	1
<i>Ravi S. Siddanath, Mohit Gupta, R. Dhirendra Rao, Souvik Kumar Das, Raghavendra Manjunath Hegde, Prasanna Kumar Misra, Manish Goswami and Kavindra Kandpal</i>	
A PUF-Enhanced Ring Oscillator-Based Authentication System for IoT Devices	7
<i>Maryam Esmaeilian, Louis Morge-Rollet, David Hély, Elena-Ioana Vatajelu and Romain Siragusa</i>	
SAGE: Shapley Attention Graph nEtwork for Gate-level Trojan Detection and Localization	13
<i>Zhixin Pan, Ziyu Shu and Xinrui Yu</i>	
CIM for Transformer Models: Enhancing Large Language Model Inference Efficiency	19
<i>Meng-Syuan Li, Jung-Fang Ke, En-Ming Huang, Zhi-Wei Liu, Yu-Guang Chen and Chun-Yi Lee</i>	
HMR-NEureka: Hybrid Modular Redundancy DNN Acceleration in Heterogeneous RISC-V SoCs	25
<i>Luigi Ghionda, Riccardo Tedeschi, Yvan Tortorella, Arpan Suravi Prasad, Davide Rossi, Luca Benini and Francesco Conti</i>	
Boosting Scan Chain Security in a White-box through Restricted Pattern Filtering	31
<i>Leon Li and Alex Orailoglu</i>	
A 4.8ps Resolution, PVT-insensitive Vernier-based TDC using switched-RO PLL and Back Gate Calibration	37
<i>Patroklos Pazonis, Andreas Tsimpos, Gerasimos Theodoratos and Georgios Panagopoulos</i>	
Boundary-Power Overlapped Design for Sub-3nm Standard Cell Placement	43
<i>Jaeha Lee, Woonseon Cheon, Yunseok Noh, Huijae Lim, Subin Jin, Shinwoo Kim, Hayoung Kim and Sanghoon Baek</i>	
AnaIR: A Semi-Analytical Green's Function Inspired Neural Network for Static IR Drop Prediction	49
<i>Shruti Pandey, Aneeket Yadav and Smruti R. Sarangi</i>	
gem5-SysXelerator: A Full-System Simulator for Accelerator Architectures	55
<i>Sebastian Fischer, Nithya Raj and Alberto Garcia Ortiz</i>	
Digital IC Design of a 45nm CMOS Chua Encryption Architecture for Resource Limited Devices	61
<i>Charanya K Rao, Ravi Monani and Ava Hedayatipour</i>	
On-the-fly Validation of Hierarchical Cache Coherence Protocols using Directed Testing ..	67
<i>Abhinaba Chakraborty, Ansuman Banerjee, Vinay Kumar Baapanapalli Yadaiah and Arindam Mallik</i>	

Inductive Effect-Aware Power Distribution Network Modeling and Analysis for Heterogeneous 3D Integrated Circuits	73
<i>Quansen Wang, Vasilis Pavlidis, Xuning Feng, Rui Wang, Wei Zhang and Yuanqing Cheng</i>	
PV-Clock: Process Variation-Aware 3D Clock Network Synthesis for Robust and Power-Efficient Timing Optimization	79
<i>Yiyu Wang, Vasilis Pavlidis, Rui Wang and Yuanqing Cheng</i>	
New Branching Heuristics for Incremental Bounded Model Checking.....	85
<i>Satyam Shubham, Sutirtha Bhattacharyya, Ansuman Banerjee and Raj Kumar Gajavelly</i>	
LISA: LLM Informed Systemverilog Assertion generation with RAG and Chain-of-Thought	91
<i>Subhajit Paul, Ansuman Banerjee, Sumana Ghosh, Surendran Sudhakar and Raj Kumar Gajavelly</i>	
3DPlace: Timing-driven Detailed Placement for Monolithic 3D ICs	97
<i>Dimitrios Vamvakidis, Christos Georgakidis, Aikaterini Tsilingiri, Nikolaos Sketopoulos, Christos P. Sotiriou and Vasilis F. Pavlidis</i>	
HW/SW Formal Co-Verification of Rust-based Designs Using Hardware Abstraction Model.....	103
<i>Sascha Neske, Bryan Olmos, Shuhang Zhang, Martin Kröning, Stefan Lankes, Wolfgang Kunz and Djones Lettnin</i>	
Approximate Swish Activation Function for Low-Energy Yet Low-Error VLSI Implementations	109
<i>Fanny Spagnolo, Stefania Perri and Pasquale Corsonello</i>	
Accelerating Solar Spectra Analysis:A High-Performance FPGA Framework with Parameterized Filters	114
<i>Verjina Torosian Khouyghani, Shahnam Mirzaei, Christian Beck and Debi Prasad Choudhary</i>	
CHIMERA: Cryptographic Hardware for Integrated Multipurpose Engine on RISC-V with ASCON	120
<i>Alessandra Dolmeta, Valeria Piscopo, Maurizio Martina and Guido Masera</i>	
Scalable and Power-Efficient Merging Network Design: Automatic RTL Generation for FPGA	126
<i>Ardhendu Sarkar, Sriparna Mandal and Surajeet Ghosh</i>	
TQHD: Thermometer Encoding Based Quantization for Hyperdimensional Computing	132
<i>Caio Vieira, Jeronimo Castrillon and Antonio Carlos Schneider Beck</i>	
Stella Nera: A Differentiable Maddness-Based Hardware Accelerator for Efficient Approximate Matrix Multiplication	138
<i>Jannis Schönleber, Lukas Cavigelli, Matteo Perotti, Luca Benini and Renzo Andri</i>	
VFMA: Scalable Floating-Point Accelerator for Vector FMA on FPGAs	144
<i>Himanshu Kumar Rai, Sasi Snigdha Yadavalli, Aishwarya Sridhar and Nanditha Rao</i>	
A Width-Configurable Hardware Approach for Accelerating Fixed-Point Simulation	150
<i>Keyvan Shahin, Michael Huebner and Christian Herglotz</i>	

HEDGY: Heterogeneous Design Management for Multi-Tenant Multi-FPGA Edge Systems	156
<i>Ian Kersz, Arthur Ely, Pedro Alles, Michael Jordan, José Rodrigo Azambuja, Fernanda Kastensmidt and Antonio Carlos Schneider Beck</i>	
Enhancing Performance of Floating Point Units Using Parallel Prefix Adders	162
<i>Andreas-Efstathios Eleftheriadis, Thomas Noulis, Georgios Keramidas and Vasilis Pavlidis</i>	
FastMamba: A High-Speed and Efficient Mamba Accelerator on FPGA with Accurate Quantization	168
<i>Aotao Wang, Haikuo Shao, Shaobo Ma and Zhongfeng Wang</i>	
Parametric RISC-V Compliant Floating-Point Arithmetic and Conversion Circuits	174
<i>Spyros Chalkias, Anastasis Avgoustidis, Thomas Noulis, Georgios Keramidas and Vasilis F. Pavlidis</i>	
Efficient Tree Architecture for the Design of Static CMOS Magnitude Comparators	180
<i>Constantinos Efstathiou, John Liaperdos and Yiorgos Tsiatouhas</i>	
Efficient Implementation of RISC-V Vector Permutation Instructions	186
<i>Vasileios Titopoulos, George Alexakis, Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos</i>	
Tunable Approximate Booth Multiplier	192
<i>Ioannis Rizos, Georgios Papatheodorou and Aristides Efthymiou</i>	
Towards Improving Performance Metrics of Minority Majority Inverter Graph (mMIG) Circuits	198
<i>Mrunal Shende and Bodhisatwa Mazumdar</i>	
Configurable Hardware Module for Low-Power Coding in Heterogeneous-Monolithic 3D NoC Links	204
<i>Adriano Lopes Pata, Nithya Raj and Alberto García-Ortiz</i>	
Ultra-Low-Latency Data Link Layer TX Buffer Architecture for Wireless Communications	210
<i>Hendrik Borchert, Karthik Krishnegowda and Milos Krstic</i>	
Synthesis-Aware Area Optimization for Safety Registers in Automotive SoCs	216
<i>Shuhang Zhang, Bryan Olmos, Wolfgang Kunz and Djones Lettnin</i>	
Energy-Efficient Digital Design: A Comparative Study of Event-Driven and Clock-Driven Spiking Neurons	222
<i>Filippo Marostica, Alessio Carpegna, Alessandro Savino and Stefano Di Carlo</i>	
Energy-Efficient Basecalling for ONT Long Reads on a Hybrid ASIC-GPU Platform	228
<i>Cheng-You Tsai, Hung-Yu Tseng, Po-Yen Chang and Yi-Chang Lu</i>	
Efficient modulo 2^n-4 arithmetic units	234
<i>Dimitris Bakalis and Haridimos T. Vergos</i>	
High-Performance FPGA-Based Accelerator of L-BFGS for 3D Face Reconstruction	239
<i>Haoran Pan, Bohang Xiong, Jing Tian, Shikun Zhang, Hao Zhu and Zhongfeng Wang</i>	

FF-GFA : Flipped Folded Architecture enabled Power- and Area-Efficient Gabor Filter Design	245
<i>Priyanka Agarwal, Pruthvi Parate and Madhav Rao</i>	
A Low-Complexity XOR-Based BCH Decoder for PAM4 Modulation Systems	251
<i>Changfu He, Xinle Jia, Yuxing Chen, Wenli Xu, Suwen Song and Zhongfeng Wang</i>	
Low-Cost FlashAttention with Fused Exponential and Multiplication Hardware Operators	257
<i>Kosmas Alexandridis, Vasileios Titopoulos and Giorgos Dimitrakopoulos</i>	
Efficient Multi-Cycle Folded Integer Multipliers	263
<i>Ahmad Houraniah, H. Fatih Ugurdag and C. Emre Dedeagac</i>	
FPGA Implementation of an Arctangent Fixed-Point Function Using Harmonized Parabolic Synthesis	269
<i>Yassin Atwa and Suleyman Savas</i>	
AxEnMULT: Design of an Efficient and Reliable Approximate Encoding-Based Multiplier	274
<i>Ahsan Rafiq, Salvatore Pappalardo, Alberto Bosio and Maksim Jenihhin</i>	
Efficient Deployment of Very Wide and Very Deep Hypersparse FFNs on FPGA	280
<i>Paramdeep Singh and David Anastasiu</i>	
Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V ...	286
<i>Alperen Bolat, Sakir Sezer, Kieran McLaughlin and Henry Hui</i>	
Efficient Majority Logic Modulo $2^n - 1$ Adder Design	292
<i>Constantinos Efstathiou, Ioannis Kouretas and Paris Kitsos</i>	
Evaluating the Scalability of Binary and Ternary CNN Workloads on RRAM-based Compute-in-Memory Engines	298
<i>José Cubero-Cascante, Rebecca Pelke, Noah Flohr, Arunkumar Vaidyanathan, Rainer Leupers and Jan Moritz Joseph</i>	
EXAMINER: IP Extraction Algorithm for MAGIC Logic-in-Memory	304
<i>Lorenzo Pfeifer, Rainer Leupers and Jan Moritz Joseph</i>	
RAT: RFET-based Analog Hardware Trojan	310
<i>Nima Kavand, Armin Darjani, Tushar Niranjani and Akash Kumar</i>	
A Decomposition Method for MCT Gates Considering T-depth of Each Qubit	316
<i>Zanhe Qi, Koki Hirono, David Clarino and Shigeru Yamashita</i>	
Technology and Power-aware Investigation of Nanostructures for Molecular Field-Coupled Nanocomputing	322
<i>Elena Ferrero, Federico Ravera, Roberto Listo, Yuri Ardesi, Gianluca Piccinini and Mariagrazia Graziano</i>	
UltraLiM: In-Memory Boolean Logic Architecture Using UltraRAM	328
<i>Shamiul Alam, Kazi Asifuzzaman and Ahmedullah Aziz</i>	
Enabling fully connected probabilistic computing through a fast pipelined multi-operand adder	334
<i>Giacomo Orlandi, Christian Conti, Marco Vacca, Mariagrazia Graziano and Fabrizio Riente</i>	

Hybrid Bayesian Optimization with Early Termination Strategies for Auto Tuning	340
<i>Hsiang-Cheng Hsieh, Sheng-Po Lin, Arbind Kumar Mahto, Kuei-Chung Chang, Juin-Ming Lu, Tay-Jyi Lin and Tien-Fu Chen</i>	
PolyFHEmus: Rethinking Multiplication in Fully Homomorphic Encryption	346
<i>Charles Gouert and Nektarios Georgios Tsoutsos</i>	
A Theoretical Framework For Modeling Cache-based Side-Channel Attacks and Countermeasures	352
<i>Nivedita Shrivastava and Smruti R. Sarangi</i>	
SynAssert: Automated Synthesis of CSCA Leakage Patterns into Cost-Effective Security Assertions	358
<i>Ali Azarpeyvand, Mohammad Eslami, Gert Jervan, Jaan Raik and Tara Ghasempouri</i>	
Assessing Gaston: Side-channel Security and Hardware Cost Comparison with Ascon-p . . .	364
<i>Parisa Amiri Eliasi, Silvia Mella and Lejla Batina</i>	
Flip-UnLock: An Anomaly Detection Attack on Flip-Flop-Based Logic Locking	370
<i>Armin Darjani, Nima Kavand and Akash Kumar</i>	
Tournament Cache Decay: Tight Control of Leakage Power for Last-Level Caches	376
<i>Theodoros Papavasileiou, Georgios Keramidas and Vasilis Pavlidis</i>	
GAAMP: Automatic Thread Count/Affinity and DVFS Tuning for Asymmetric Multicores	382
<i>Marcelo Koji Moori, Hiago Mayk G. de A. Rocha, Arthur Lorenzon and Antonio Carlos Schneider Beck</i>	
Hierarchical Optimization of Karatsuba Multipliers for ECDSA Hardware Accelerators . . .	388
<i>Pruthvi Parate, Daksh Sharma, Alwin Shaju and Madhav Rao</i>	
Dynamic Mitigation of Hardware Trojan Induced Black Hole Router Attack in Network-on-Chip	394
<i>Gunjan Dhanuka, Syam Sankar and John Jose</i>	
Machine Learning Fault Injection Detection in Clock Signals: An Analysis of Frequency Impact	400
<i>Asier Gamba, Unai Rioja, Durba Chatterjee, Igor Armendariz and Lejla Batina</i>	
Sparse-Aware NTT: Accelerating Lattice-Based Cryptography on FPGAs	406
<i>Dixit Dutt Bohra, Dip Sankar Banerjee and Somitra Sanadhya</i>	
An Event-Based Gate-Level Framework for Power Side-Channel Leakage Assessment	412
<i>Katayoon Basharkhah, Zahra Hojati and Zainalabedin Navabi</i>	
MADeIO : A Modelling and Assessment Framework for Delay PUFs leveraging Gradient-based Optimization Techniques	418
<i>Durba Chatterjee, Debdeep Mukhopadhyay and Aritra Hazra</i>	
FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Efficient Multi-Head Attention on Tile-Based Many-PE Accelerators	424
<i>Chi Zhang, Luca Colagrande, Renzo Andri, Thomas Benz, Gamze Islamoglu, Alessandro Nadalini, Francesco Conti, Yawei Li and Luca Benini</i>	

Designing Compatible Analog Circuits for Equilibrium Propagation: Implementations Using The Adjoint Method and Reciprocity Principles.....	430
<i>Mohamed Watfa, Alberto Garcia Ortiz and Gilles Sassatelli</i>	
Approximate Redundant Booth Multiplier Based on Error Compensation Mechanism.....	436
<i>Jiashuo Zhang, Hongge Li, Xinyu Zhu, Yinjie Song and Yumeng Liu</i>	
An Event Autoencoder for High-Speed Vision Sensing.....	442
<i>Riadul Islam, Joey Mulé, Dhandeep Challagundla, Shahmir Rizvi and Sean Carson</i>	
Retrospective: A CORDIC Based Configurable Activation Function for NN Applications .	448
<i>Omkar Kokane, Gopal Raut, Salim Ullah, Mukul Lokhande, Adam Teman, Akash Kumar and Santosh Kumar Vishvakarma</i>	
Optimizing TCN Inference: A Hardware-Software Co-Design Approach with CGRA Acceleration	454
<i>Alessandro Varaldi, Alessio Naclerio, Fabrizio Riente, Maurizio Zamboni, Mariagrazia Graziano and Marco Vacca</i>	
Resource-Efficient LSTM Architecture for Keyword Spotting with CORDIC-Activation Approximation	460
<i>Abhishek Yadav, Ayush Dixit, Utsav Jana, Masahiro Fujita and Binod Kumar</i>	
Carbon-Efficient 3D DNN Acceleration: Optimizing Performance and Sustainability.....	466
<i>Aikaterini Maria Panteleaki, Konstantinos Balaskas, Georgios Zervakis, Hussam Amrouch and Iraklis Anagnostopoulos</i>	
PACE: An Optimal Piecewise Polynomial Approximation Unit for Flexible and Efficient Transformer Non-linearity Acceleration.....	472
<i>Arpan Suravi Prasad, Gamze Islamoglu, Luca Bertaccini, Davide Rossi, Francesco Conti and Luca Benini</i>	
Efficient Logic Evaluation Using RRAM-Based In-Memory Computing	478
<i>Shuhang Zhang</i>	
A 6T SRAM based reconfigurable in-memory XOR/XNOR and accumulation architecture	484
<i>Cheena Singhal and Sparsh Mittal</i>	
Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks.....	490
<i>Devon Lister, Prabhu Vellaisamy, John Shen and Di Wu</i>	
Decentralized Framework for Teleportation in Quantum Core Interconnects.....	496
<i>Rajeswari Suanace P S, Ruchika Gupta, Maurizio Palesi and John Jose</i>	
LiteViT: Leveraging the Power of Transformers for Edge AI in Crop Disease Classification	502
<i>Sai Mahesh Mudavat, Alakananda Mitra, Saraju P. Mohanty and Elias Kougianos</i>	
iLog 3.0: Estimating Food Volume from 2D Images Using Mask R-CNN and Monocular Depth Estimation	508
<i>Indira Devi Siripurapu, Alakananda Mitra, Saraju P Mohanty and Elias Kougianos</i>	
VegeCare: An IoT Framework To Monitor and Maintain Vegetable Quality.....	514
<i>Mahdi Shamsa, Laavanya Rachakonda, Saraju Mohanty and Elias Kougianos</i>	

SanaSolo 3.0: A Low-Ground, IoT-Based Rover for In-Situ Soil Fertility Monitoring	520
<i>Laavanya Rachakonda and Samuel Ray Stasiewicz</i>	
Joint compression strategies for CNNs: A case study on low rank factorization, filter-based pruning and unstructured pruning	526
<i>Milad Kokhazadeh, Georgios Keramidas and Vasilios Kelefouras</i>	
Leveraging Low-Rank Factorization for Compressing DNN Speech Enhancement Models . .	532
<i>Zahra Kokhazad, Milad Kokhazadeh, Georgios Keramidas and Vasilios Kelefouras</i>	
X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications	537
<i>Simone Machetti, Pasquale Davide Schiavone, Giovanni Ansaloni, Miguel Peón-Quirós and David Atienza</i>	
Enabling Real-Time Streaming Temporal Convolution Network Inference on Ultra-Low-Power Microcontrollers	543
<i>Seyed Ahmad Mirsalari, Marco Fariselli, Léo Bijar, Francesco Paci, Luca Benini and Giuseppe Tagliavini</i>	
Dynamic Early-Exit Convolutional Neural Networks for Edge Vision: The Benefits, The Challenges, and the Road Ahead	549
<i>Michalis Piponidis, Georgios Konstantinidis, Maria Michael and Theocharis Theocharides</i>	
Insect Agent: Improving Insect Recognition via Dynamic Knowledge Augmentation Using Multimodal Large Language Models	555
<i>Shu Zhao, Ajay Narayanan Sridhar, Harland Patch and Vijaykrishnan Narayanan</i>	
Automating Versatile Time-Series Analysis with Tiny Transformers on Embedded FPGAs	561
<i>Tianheng Ling, Chao Qian, Lukas Haßler and Gregor Schiele</i>	
Efficient Neural Network Compression for Fast Inference on Hardware	567
<i>Jingcun Wang, Mengnan Jiang and Grace Li Zhang</i>	
Hardware-Accelerated On-Device Learning: Training, Partitioning, and Compilation for Constrained Edge AI	569
<i>Iuliia Topko, Alexey Serdyuk, Tanja Harbaum and Juergen Becker</i>	
Towards the Optimization of Hardware Efficiency through Machine Learning	575
<i>Heba Khdr, Mohammed Bakr Sikal, Benedikt Dietrich and Jörg Henkel</i>	
A Parameterizable Convolution Accelerator for Embedded Deep Learning Applications . .	581
<i>Panagiotis Mousouliotis and Georgios Keramidas</i>	
Reliable, Secure, and Spectrally Efficient ISAC using Distributed Multiuser MIMO and Non-Orthogonal Waveform	587
<i>Tongyang Xu, Christos Masouros and Izzat Darwazeh</i>	
Motion Detection over 5G through Sensing Signal Disturbance Analysis leveraging COTS platform	593
<i>Ioannis Tsilikis, Evanthia Faliagka, Michael Paraskevas, Vaggelis Kapoulas, Christos Antonopoulos and Nikolaos Voros</i>	

Towards Future 6G Telecommunications: Research at the THz Domain in Intracom Telecom	597
<i>Dimitrios Tzarouchis, Evangelos Pikasis, Elias Tsirbas, Eleftherios Loghis, Sotirios Aloimonos, Vasileios Koratzinos, Dimitrios Bastas, Dimitrios Kritharidis, José Luis González-Jiménez, Antonio Clemente, Francesco Foglia Manzillo, Alexandre Siligaris, Sean Ahearne and Thomas Merkle</i>	
Hardware-Optimized RNN Detection for Insertion/Deletion Channels in Wireless Communication	601
<i>Matthias Nickel, Lester Kalms, Julian Haase, Jieyu Zhao and Diana Goehringer</i>	
EGaIn-Based Liquid Antennas: Beam Steering and Frequency Reconfiguration Using Microfluidic Control.....	607
<i>Spyros Lavdas and Constant Papadias</i>	
Support Vector Machines Classification on Bendable RISC-V	613
<i>Polykarpos Vergos, Theofanis Vergos, Florentia Afentaki, Konstantinos Balaskas and Georgios Zervakis</i>	
SRAM Beyond FinFET: Performance and Aging Challenges in Nanosheet and CFET.....	619
<i>Mahdi Mahi Eddine Benkhelifa and Hussam Amrouch</i>	
ChatTCAD: Leveraging Large Language Models for Automated TCAD Simulation File Generation	625
<i>Zhe Zhang, Sani Nassif and Mehdi Tahoori</i>	
From Pixels to Reasoning: A Cross-Layer Photonic Design for Edge Visual Intelligence ...	631
<i>Deniz Najafi, Mehrdad Morsali, Hamza Errahmouni Barkam, Brendan Reidy, Sepehr Tabrizchi, Arman Roohi, Mahdi Nikdast, Ramtin Zand, Mohsen Imani and Shaahin Angizi</i>	
Application Specific Hardware-Algorithm Metric Analysis for Vision based In-Sensor Computing.....	637
<i>Subhradip Chakraborty, Kapish Singh, Ankur Singh, Zihan Yin and Akhilesh Jaiswal</i>	
Invited: A Hardware-Algorithm Vision for In-Sensor Intelligence.....	643
<i>Chengwei Zhou and Gourav Datta</i>	
Advancing Edge Analog Processing with Photonic In-Memory Computing	645
<i>Mahdi Nikdast</i>	
TiAS: Time Aware Split Computing to Secure AI/ML Workloads for FPGA based Edge Platforms against Unintentional Delays.....	646
<i>Krishnendu Guha</i>	
A Sampling-based Method for Output Safety Verification of Spiking Neural Networks.....	652
<i>Sruti Goswami, Ansuman Banerjee and Swarup Mohalik</i>	
A Secure and Sustainable RISC-V Processor with Intrinsic PUF for Edge AI	658
<i>Tarun Sharma, Deepank Grover and Sujay Deb</i>	
Watermarking Edge Neural Network for Object Detection	664
<i>Xiaoxu Peng, Anh Tu Ngo, Farrel Koh and Anupam Chattopadhyay</i>	

Distributed Classification with Dynamic Communication for Air Quality Sensing	670
<i>Andrew Nash, Dirk Pesch and Krishnendu Guha</i>	
Optimization and Security of AI Models for Deployment at Edge: A Comprehensive Review.....	676
<i>Hafizur Rahaman, Chandan Giri, Surajit Roy and Amlan Chakrabarti</i>	
Sustainable AI in the Cloud-to-Thing Continuum: A Bibliometric Review on Lightweight, Small-Sample, and Federated Learning Approaches	682
<i>Sian Lun Lau, Saad Aslam, Amlan Chakrabarti and Jari Porras</i>	
A Novel Architecture using Dynamic Computing Nodes to Improve Multi-Access Edge Cluster Productivity	688
<i>Biswadeep Chatterjee, Swagata Mandal, Amlan Chakrabarti and Sayan Chatterjee</i>	
PUF-ML: Machine Learning - Based Physical Unclonable Functions For Cost Effective Integration In Smart Healthcare.....	694
<i>Venkata Prasanth Yanambaka, Jian Zhang, Jonathan Gratch and Kahlan Edwards</i>	
HardObfSec: Measuring Hardware Obfuscation Security at RTL.....	700
<i>Sonam Sharma, Dipanjan Roy and Digambar Pawar</i>	
A Multi-Scale Lightweight 1D-CNN for Efficient CAN Intrusion Detection.....	706
<i>Xuke Yan and Linxi Zhang</i>	
Universal Topological Arrays: An Efficient Solution for Provably Secure Hardware.....	712
<i>Deepali Garg and Lawrence Pileggi</i>	
AI-enabled Application Process Interface for On-device Personalized Blood Pressure Monitoring.....	718
<i>Rajdeep Kumar Nath, Daniel Nguyen, Mohammad Behfar, Mari Rytky, Teemu Ahmaniemi and Johan Plomp</i>	
Emotion Recognition in Older Adults with Quantum Machine Learning and Wearable Sensors	724
<i>Md. Saif Hassan Onim, Travis Humble and Himanshu Thapliyal</i>	
Bio-Inspired Computing with Emerging Devices: Bridging 2D Materials and Neuromorphic Architectures.....	730
<i>Matteo Farronato, Piergiulio Mannocci, Alessandro Milozzi, Christian Monzio Compagnoni and Daniele Ielmini</i>	
Analytical Approach to Engineer Strain-Gradient for Magnetic Skyrmion-based Leaky-Integrate and Fire Neuronal Dynamics.....	731
<i>Ravish Kumar Raj, Arun Kumar, Yasser Rezaeiyan, Pernille Klarskov, Farshad Moradi and Sonal Shreya</i>	
Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing.....	738
<i>Amirreza Yousefzadeh, Sameed Sohail and Ana-Lucia Varbanescu</i>	
Comparative Analysis of QNN Architectures for Wind Power Prediction: Feature Maps and Ansatz Configurations	742
<i>Batuhan Hangun, Emine Akpınar, Oguz Altun and Onder Eyecioglu</i>	

Dataset Distillation for Quantum Neural Networks	748
<i>Koustubh Phalak, Junde Li and Swaroop Ghosh</i>	
MASH Digital Delta-Sigma Modulators for the CMOS Qubit Controller	753
<i>Hyunyoung Yoo, Muhammad Fakhri Mauludin, Yeonsu Kim, Su-Hyeon Kim, Eun-Ji Yoo, Jae-Yun Park, Jusung Kim and Jae-Won Nam</i>	
Breaking Down Quantum Compilation: Profiling and Identifying Costly Passes	755
<i>Felix Zilk, Alessandro Tundo, Vincenzo De Maio and Ivona Brandic</i>	
Quantum-Enhanced Classification of Brain Tumors Using DNA Microarray Gene Expression Profiles	761
<i>Emine Akpınar, Batuhan Hangu, Murat Oduncuoğlu, Oguz Altun, Onder Eyecioglu and Zeynel Yalcin</i>	
Quantum Circuit Synthesis of an Approximate Hybrid Kolmogorov-Arnold Network	767
<i>Shion Samadder Chaudhury, Sudhindu Mandal, Turbasu Chatterjee, Arnav Das and Amlan Chakrabarti</i>	
Quantum-Chiplet: A VLSI-Like Methodology for Hierarchical Quantum Design and Verification	773
<i>Hao-Yu Lu, Yu-Ting Kao, Yeong-Jar Chang, Jason Gemsun Young and Darsen D. Lu</i>	
RaptorQu: Electromagnetic Modeling of Superconductors	778
<i>Konstantinos Nikellis, Garth Sundberg, Yiannis Moisiadis and Stefanos Stefanou</i>	
Bistable All-Josephson Junction SQUID with Dual 2Phi-Junctions for State-Controlled Superconducting Circuits	784
<i>Ayisat Adedokun, Yerzhan Mustafa and Selçuk Köse</i>	
State Dependent Optimization with Quantum Circuit Cutting	790
<i>Xinpeng Li, Ji Liu, Jeffrey M Larson, Shuai Xu, Sundararaja Sitharama Iyengar, Paul Hovland and Vipin Chaudhary</i>	
Q-Fusion: Diffusing Quantum Circuits	796
<i>Collin Beaudoin and Swaroop Ghosh</i>	
Unlocking the Benefits of Dynamic Quantum Circuits in Resource Constraint Architecture	802
<i>Abhoy Kole, Mohammed E. Djeridane, Arighna Deb, Kamalika Datta, Indranil Sengupta and Rolf Drechsler</i>	
Optimization of Quantum Error Correcting Code under Temporal Variation of Qubit Quality	808
<i>Subrata Das and Swaroop Ghosh</i>	
Quantum Properties Trojans (QuPTs) for Attacking Quantum Neural Networks	814
<i>Sounak Bhowmik, Travis Humble and Himanshu Thapliyal</i>	
Quantum-enhanced optimization for patient stratification in clinical trials	820
<i>Laia Domingo and Christine Johnson</i>	
A Quasi Fat Tree-based Formation of Micro-Programmable Processing Elements for Machine Learning Applications	821
<i>Sepideh Kheirollahi, Sinatra Babele Khanshan and Zainalabedin Navabi</i>	

Real-time Padel Strokes Classification	827
<i>Georgios Papaspyropoulos, Evanthia Faliagka, Theodoros Skandamis, Christos Antonopoulos and Nikolaos Voros</i>	
ASIC Design Flow Using Simulink and Cadence Digital IC Design Tools	831
<i>Ava Hedayatipour, Charanya K Rao and Ashmitha Talluri</i>	
A Novel Firmware Architecture leveraging Race to Sleep paradigm for Ultra-Low-Power CPS	836
<i>Angelos Smyrilios, Evanthia Faliagka, Alexandros Spournias, Christos P. Antonopoulos and Nikolaos Voros</i>	
MSDF-Based Hardware Accelerators for Energy-Efficient Neural Networks in Edge Computing Applications	840
<i>Sahar Moradi Cherati and Leonel Sousa</i>	
Accelerating Equation Solvers using Gauss-Jacobi on Multi-FPGA Systems with Ring NoC	844
<i>Shruti Patkar, Harsh, Souraja Kundu and Gaurav Trivedi</i>	
Aging Model Development for ASAP 7 nm Predictive PDK: Application in Aging-Aware Performance Prediction of Digital Logic and ADCs in Data Acquisition System	848
<i>Neha Gupta, Lomash Chandra Acharya, Mahipal Dargupally, Khoirom Johnson Singh, Amit Kumar Behera, Johan Euphrosine, Sudeb Dasgupta and Anand Bulusu</i>	
Real-Time Person Recognition Using MoveNet for Pose-Based Identification	852
<i>Evanthia Faliagka, George Tefas, Christos P. Antonopoulos and Nikolaos Voros</i>	
Adaptive Multi-Precision Inference for Large-Scale AI Using IEEE P3109 FP8	856
<i>Arnav Ramamoorthy and Kiran Gunnam</i>	
Accelerating Layout Automation Using AI-Driven Smart Routing for Custom Circuit Design	858
<i>Ava Hedayatipour and Pouya Motakef</i>	
Design and Hardware Implementation of a PRNG-CS for Embedded Security Applications	860
<i>Mahieddine Anouar Hadjadj, Kaibou Redouane and Said Sadoudi</i>	
Autonomously Reconfigurable Telemetry and Monitoring System for CubeSats	864
<i>Christoforos Vasilakis, Alexandros Tsagkaropoulos, Angelos Motsios and Reisis Dionysios</i>	
Flexible Hardware Accelerators for Ultra-Low Power Edge AI: The CONVOLVE Approach	869
<i>Panagiotis Chaidos, Alexios Maras, Georgios Alexandris, Xiaoling Yi, Asmae El Arrassi, Bas Ahn, James D Garside, Yunghao Deng, Theofilos Spyrou, Anteneh Gebregiorgis, Mottaqiallah Taouil, Manil Dev Gomony, Sotirios Xydis, Marian Verhelst, Said Hamdioui, Dimitrios Soudris and Henk Corporaal</i>	
A Vertical Approach to Designing and Managing Sustainable Heterogeneous Edge Data Centers	875
<i>Aikaterini Maria Panteleaki, Varatheepan Paramanayakam, Vasileios Pentsos, Andreas Karatzas, Spyros Tragoudas and Iraklis Anagnostopoulos</i>	

PRIVATEER: Secure FPGA Acceleration for 6G AI Edge Analytics.....	881
<i>Aimilios Leftheriotis, Ilias Papalamprou, Apostolos Garos, Georgios Gardikis, Maria Christopoulou, George Xilouris, Georgios Livanos, Nikolaos Papadakis, Dimosthenis Masouros, Georgios Theodoridis and Dimitrios Soudris</i>	
Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project.....	887
<i>Giovanni Agosta, Stefano Cherubin, Derek Christ, Francesco Conti, Asbjørn Djupdal, Matthias Jung, Georgios Keramidas, Roberto Passerone, Paolo Rech, Elisa Ricci, Philippe Velha, Flavio Vella, Kasim Sinan Yildirim and Nils Wilbert</i>	