

2025 Austrochip Workshop on Microelectronics (Austrochip 2025)

**Linz, Austria
24-25 September 2025**



**IEEE Catalog Number: CFP25AUS-POD
ISBN: 979-8-3315-5478-1**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25AUS-POD
ISBN (Print-On-Demand):	979-8-3315-5478-1
ISBN (Online):	979-8-3315-5477-4
ISSN:	2689-8152

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Austrochip 2025

Welcome

Message from the Organizing Committee.....	I
Workshop Organization.....	II
Patrons.....	III
Acknowledgement.....	IV

Session I

Gain Expansion Generator based on a Reduced Conduction Angle for H-Band Applications.....	1
<i>Thomas Ufschlag, Benjamin Schoch, Lukas Gebert, Dominik Wrana, Axel Tessmann and Ingmar Kallfass</i>	
Greyhound: A Reconfigurable and Extensible RISC-V SoC and eFPGA on IHP SG13G2.....	5
<i>Leo Moser, Meinhard Kissich, Tobias Scheipel and Marcel Baunach</i>	
Comparison of Low Power Digitally Controlled Ring Oscillator Architectures in 12 nm FinFET.....	9
<i>Florian Schneider, Luca Avallone and Alicja Michalowska-Forsyth</i>	

Session II

A 150-GHz 9-dBm EIRP Open-Source FMCW Radar Chip in 130-nm BiCMOS.....	13
<i>Ghaith Al Sabagh, Georg Zachl and Harald Pretl</i>	
A CMOS Source-Coupled Relaxation Oscillator Achieving Close-in Phase Noise of -72.9 dBc/Hz at a 1 kHz Offset.....	17
<i>Baset Mesgari, Saeed Saeedi, Reinhard Feger and Horst Zimmermann</i>	
A FR3, 25 dBm Unbalanced MMIC GaAs Doherty Power Amplifier with Auxiliary Gate Voltage Modulation for Linearity Improvement.....	21
<i>Abdolhamid Noori, Fatemeh Abbassi, Christoph Wagner, Christian Fager and Gregor Lasser</i>	
A 72.7-90.4 GHz VCO with a Stacked NMOS based Tuning Network in 28nm FDSOI.....	25
<i>Waseem Abbas, Samir Aziri and Christoph Wagner</i>	
A D-Band Active Down-Conversion Mixer with 80 GHz IF for FMCW Radar Frequency Extension.....	29

*Fatemeh Abbassi, Samir Aziri, Waseem Abbas, Christoph Wagner,
Klaus Aufinger and Timm Ostermann*

Session III

Design Automation of a Digitally Controlled Ring Oscillator using CUAS Cell Creator Framework.....	33
<i>Daniel Cerdà Holmager, Santiago Martin Sondón, Violeta Petrescu, Wolfgang Scherr and Johannes Sturm</i>	
Event-Based ADCs vs. Nyquist ADCs: Rethinking Performance Metrics.....	37
<i>Simon Dorrer, Anna Werzi, Bernhard A. Moser, Michael Lunglmayr and Harald Pretl</i>	
Modeling Location-dependent Random Telegraph Noise for Circuit Simulators.....	41
<i>Florian Berger, Gerhard Landauer, Alicja Michalowska-Forsyth, Martin Flatscher, Philipp Greiner and Stefan Gansinger</i>	
An 8.1- μ W 12-bit Non-Binary Self-Clocked SAR-ADC in 130 nm Open-Source PDK.....	45
<i>Ali Olyanasab, Patrick Fath, Leonhard Schreiner, Christoph Guger and Harald Pretl</i>	
SPAD Active Quenching/Resetting Circuit in 0.35- μ m HV-CMOS Enabling 24V Excess Bias for PDP >90%.....	49
<i>Sherwin Nasirifar, Baset Mesgari, Christoph Ribisch, Saman Kohneh Poushi and Horst Zimmermann</i>	

Poster Session

Integrated charge pump in 180 nm SOI technology for a silicon drift detector.....	53
<i>Tobias Michel, Peter Iskra, Florian Wiest, Werner Buttler and Linus Maurer</i>	
eduBOS5: A Case Study in Structured SystemVerilog and PPA Optimization for Resource-Constrained RISC-V FPGA Cores.....	57
<i>Tarik Ibrahimović and Nedim Osmić</i>	
Design Automation of Sub-1V Bandgap Reference Using the CCC Framework.....	61
<i>Ghilas Kahlouche, Violeta Petrescu, Wolfgang Scherr, Santiago Sondon and Johannes Sturm</i>	
AICL Co-Pilot: An Interactive Analog Integrated Circuit Layout Generator.....	65
<i>Matthew Bio, Martin Sondón Santiago, Johannes Sturm and Harald Pretl</i>	
Vicuna2.0: RISC-V Embedded Vector Unit with Half-Precision Floating-Point Support for TinyML.....	69
<i>Jefferson Parker Jones, Philipp van Kempen and Daniel Mueller- Gritschneider</i>	
Author Index.....	73