

# **2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI 2025)**

**Manaus, Brazil  
25 August - 1 September 2025**



**IEEE Catalog Number: CFP25237-POD  
ISBN: 979-8-3315-5556-6**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25237-POD
ISBN (Print-On-Demand):	979-8-3315-5556-6
ISBN (Online):	979-8-3315-5555-9

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

## Introductory Section

<b>Foreword</b>	10
<b>Organizers and Sponsors</b>	11
<b>Organization Committee</b>	13
<b>Technical Program Committee</b>	15

## Tutorials

<b>Highly-Digitized RF Receivers Based on RF Sigma-Delta ADCs</b>	22
Hassan Aboushady, LIP6 laboratory CNRS, Sorbonne University, France	
<b>VLSI design for Reliability, Safety, and Security – Fundamentals and Challenges</b>	23
Regis Leveugle, Grenoble Institute of Technology, France	
<b>Designing Power Management ICs with Open-Source Tools and Emerging Technologies</b>	24
Jorge Marin, AC3E-USM Valparaíso, Chile	

## Keynote Speakers

<b>Trustworthy AI: The role of the Hardware</b>	26
Alberto Bosio, Ecole Centrale de Lyon, France	
<b>Machine Learning in EDA: When and How</b>	27
Bei Yu, The Chinese University of Hong Kong, China	
<b>Semiconductor Business in Latin America – From Latin America to the World</b>	28
Victor Grimblatt, Synopsys, Chile	
<b>In-Memory Intelligence: Redefining AI Hardware</b>	29
Kaushik Roy, Purdue University, USA	
<b>Manna and the next generation in semiconductor talents</b>	30
Prof. Linnyer Ruiz, State University of Maringá, Brazil	

## Session 1 - Analog and RF Circuit Design

Chair: Barbara de Souza

- |     |  |    |
|-----|--|----|
| 1.1 | <b>A 5.8-GHz ULV Active-Biased LNTA Designed using Tradeoff-Based Biasing Metric</b>             | 32 |
|     | Vanessa Botinelly, Filipe Caetano, Osamu Saotome, Lucas Severo                                   |    |
| 1.2 | <b>A 125-kHz 4th-order Continuous-Time Sigma-Delta Modulator with Single Amplifier Resonator</b> | 37 |
|     | Renan Oliveira, Alessandro Girardi, Lucas Severo, Paulo Aguirre                                  |    |
| 1.3 | <b>A Resistorless Low-Power Differentiator for MPPT Adjustment of Energy Harvesting Systems</b>  | 42 |
|     | Raphael Cardoso, Fábio Rabuske, Tiago Balen, Hamilton Klimach, Sérgio Bampi                      |    |
| 1.4 | <b>Digital Correction of Residue Amplifier Gain Error in a Two-Stage Pipeline-SAR ADC</b>        | 47 |
|     | Matheus Carvalho, Alessandro Girardi, Cristian Muller, Paulo Aguirre                             |    |
| 1.5 | <b>CMOS Power Amplifier for X-Band: A Survey</b>   | 52 |
|     | Alexandre de Moraes, André Mariano, Bernardo Leite   |    |
| 1.6 | <b>An 8-bit Digitally-Controlled Ring Oscillator with Feedback-Enhanced Current Regulation</b>   | 57 |
|     | Lucas Daudt Franck, Hamilton Klimach, Sandro Binsfeld Ferreira                                   |    |

## Session 2 - Approximate and Energy-Efficient Circuits

Chair: José Güntzel

- |     |   |    |
|-----|---|----|
| 2.1 | <b>Energy-Efficient Execution of Parallel Regions on Heterogeneous Multi-Cores</b>                              | 64 |
|     | Marcelo Moorri, Hiago Mayk Gomes de Araújo Rocha, Antonio Carlos Schneider Beck Filho                           |    |
| 2.2 | <b>Segmented Precharge-Free Content-Addressable for Energy-Efficiency</b>                                       | 69 |
|     | Ana Salcedo, Eduardo Holguin, Luis Procel   |    |
| 2.3 | <b>ARL-4AC: Approximate Recombination Line in Approximate 4-2 Adder Compressor</b>                              | 74 |
|     | Rodrigo Lopes, Victor Santos, Leonardo Antonietti, Morgana Macedo Azevedo da Rosa, Eduardo Costa, Rafael Soares |    |
| 2.4 | <b>Approximate Adders for Efficient Circuits: Advantages and Limitations Compared to RCA</b>                    | 79 |
|     | Vítor Mandowski, Pedro Pereira, Paulo Butzen, Sergio Bampi, Leomar Júnior                                       |    |
| 2.5 | <b>Low-Power Synthesis of a Digital Frequency-Locked Loop</b>   | 84 |
|     | Kauana Fort, Maurício da Silva, Kliver Alves, João Martins  |    |

- 2.6 A Cross-Layer Approximate Kernel for Gaussian Filtering** 89  
Morgana Macedo Azevedo da Rosa, Rodrigo Lopes, Eduardo Costa, Rafael Soares

### **Session 3 - Digital Circuit Innovations for Low-Power and Edge Applications**

Chair: Mateus Grellert

- 3.1 Approximate Radix-2<sup>m</sup> Bit-Leading-Based Adder** 96  
Morgana Macedo Azevedo da Rosa (Universidade Católica de Pelotas), Eduardo Costa (Universidade Católica de Pelotas), Rafael Soares (Universidade Federal de Pelotas)
- 3.2 Exploring Adaptive Design Mapping and Device Activation in Multi-FPGA Edge Environments** 101  
Ian Kersz Amaral, Pedro Alles, Ian R. Nodari, Arthur Ely, Michael G. Jordan, Jose Rodrigo Azambuja, Fernanda Kastensmidt, Antonio Carlos S. Beck
- 3.3 RASC: A Low-Power Reconfigurable 4-2 Adder-Subtractor-Compressor** 106  
Leonardo Silveira, Samuel Wachholz, Leonardo Antonietti, Morgana Macedo Azevedo da Rosa, Eduardo da Costa, Rafael Soares

### **Session 4 - Advances on NOC, SOC and FPGA**

Chair: José Rodrigo Azambuja

- 4.1 Lightweight Machine-Learning-driven Security Threat Detection in NoC-based Manycores** 112  
Angelo Dal Zotto, Fernando Moraes
- 4.2 RS5-SoC: A Flexible Open-Source RISC-V Platform for Embedded Systems** 117  
Rafael Faccenda, Willian Nunes, Angelo Dal Zotto, Carlos Gewehr, Lucas Luza, Lucas Damo, Vitor Zanini, Eduardo Bernardon, Vinícius Mibielli, Nathan Cidal, Fernando Moraes
- 4.3 Real-Time Graph-based Point Cloud Networks on FPGAs via Stall-Free Deep Pipelining** 122  
Marc Neu, Isabel Haide, Timo Justinger, Till Raedler, Valdrin Dajaku, Torben Ferber, Juergen Becker
- 4.4 Uncorrelated Pseudo-Random Generator for FPGA** 127  
Thiago Paschoalin, Ualison Dias, Melissa Aguiar, Dabson Santos, Tiago Quirino, Luciano Andrade Filho

## Session 5 - Verification, and Design for Reliability

Chair: Fernanda Kastensmidt

- |            |  |     |
|------------|--|-----|
| <b>5.1</b> | <b>Hey AI, Please Generate Me a Hardware Code! - Agentic AI-based Hardware Design &amp; Verification</b>   | 134 |
|            | Deepak Narayan Gadde, Keerthan Koppam Radhakrishna, Vaisakh Naduvodi<br>Viswambharan, Aman Kumar, Djones Lettnin, Wolfgang Kunz, Sebastian Simon |     |
| <b>5.2</b> | <b>AI-Driven Optimization of Sigma-Delta ADCs for Space Applications</b>   | 139 |
|            | Rafael Nunes   |     |
| <b>5.3</b> | <b>Open-Source Verification IP for AXI-Stream</b>  | 144 |
|            | Pedro Aquino Silva, Pedro Paiva, Melissa Vetromille, Mateus Grellert   |     |
| <b>5.4</b> | <b>Improving Error Correction Efficacy by Applying Nesting Encoding Approach</b>   | 149 |
|            | Nicolas Monteiro, Lucas Nogueira, Marcus Anderson, David Freitas, Jarbas<br>Silveira, César Marcon   |     |
| <b>5.5</b> | <b>A Comprehensive Analysis of Wire Performance in Silicon Dangling Bonds</b>  | 154 |
|            | Emanuel Ruella, João Bicalho, Ricardo Ferreira, Omar Neto, José Nacif  |     |
| <b>5.6</b> | <b>Auto-Tuning Aging Sensor Validated Under Burn-In, Temperature, and Voltage Variations</b>   | 159 |
|            | Lucas Silva Nogueira, Mirailton Filho, Danilo Alencar, Alisson Jaime, Jardel<br>Silveira, Jarbas Aryel Nunes da Silveira, Fabian Vargas          |     |

## Session 6 - Efficient Hardware Design and Machine Learning for Video Coding

Chair: Fábio Ramos

- |            |   |     |
|------------|---|-----|
| <b>6.1</b> | <b>Fast Interpolation Filter Decision using Machine Learning for the Fractional Inter-Prediction of AV1</b> | 166 |
|            | Patrick Rosa, Daiane Freitas, Leonardo Müller, Guilherme Correa, Daniel<br>Palomino                         |     |
| <b>6.2</b> | <b>Efficient Hardware Design for Compressed Blocks SAD Calculation in VVC Motion Estimation</b>             | 171 |
|            | Vítor Costa, Murilo Perleberg, Luciano Agostini, Marcelo Porto  |     |
| <b>6.3</b> | <b>Learning-Based Operand Isolation for Power-Aware Hardware Design of AV1 FME/MC Interpolation</b>         | 176 |
|            | Leonardo Müller, Daiane Freitas, Patrick Rosa, Mateus Grellert, Cláudio Diniz,<br>Guilherme Corrêa          |     |
| <b>6.4</b> | <b>Employing Approximate Storage for Rate-Distortion Optimization in VVC Encoders</b>                       | 181 |
|            | Matheus Isquierdo, Felipe Sampaio, Bruno Zatt, Nikil Dutt, Daniel Palomino                                  |     |

- |            |  |     |
|------------|--|-----|
| <b>6.5</b> | <b>Real-Time UHD 4K Hardware Design for the Gradient-Based Search of the VVC Affine ME</b>       | 186 |
|            | Marcello Muñoz, Denis Maass, Murilo Perleberg, Luciano Agostini, Guilherme Corrêa, Marcelo Porto |     |
| <b>6.6</b> | <b>Fast VVC Affine Motion Estimation Using a Hardware-Friendly Machine Learning Method</b>       | 191 |
|            | Ramiro Viana, Marta Loose, Marcelo Porto, Guilherme Corrêa, Luciano Agostini                     |     |

## **Session 7 - Accelerating Video and AI on Hardware**

Chair: Rafael Soares

- |            |   |     |
|------------|---|-----|
| <b>7.1</b> | <b>Platform-Independent Hardware Design for Low-Power Neural Video Hyperprior Decoding</b>          | 198 |
|            | Ruhan da Conceição, Denis Maass, Vanessa Aldrighi, Wen-Hsiao Peng, Marcelo Porto, Luciano Agostini  |     |
| <b>7.2</b> | <b>Design Landscape of VVC Binary Arithmetic Decoder using Multiple Bypass Bins Processing</b>      | 203 |
|            | Gabriel Dias, Jiovana Gomes, Sergio Bampi, Fábio Ramos  |     |
| <b>7.3</b> | <b>Fast and Energy-Efficient 2D Convolution: Inspection-Based Methods for Hardware Acceleration</b> | 208 |
|            | Társio Silva, Fernando Moraes   |     |

## **Session 8 - Security, Reliability, and Robust Hardware Design**

Chair: José Nacif

- |            |   |     |
|------------|---|-----|
| <b>8.1</b> | <b>Impact of Circuit-Level Radiation-Hardening Techniques in Adders on a RISC-V Design</b>              | 214 |
|            | Marina Dias, Paulo Butzen, Ricardo Reis, Cristina Meinhardt   |     |
| <b>8.2</b> | <b>Design of a Dynamic Obfuscation-Based Strong PUF Resistant to Modeling Attacks</b>                   | 219 |
|            | Yingchun Lu, Hongliang Lu, Yujie Liu, Huaguo Liang, Cuiyun Jiang, Zhengfeng Huang, Xiumin Xu, Liang Yao |     |
| <b>8.3</b> | <b>Image Steganography Based on Chaotic Systems and Finite-Precision Error</b>                          | 224 |
|            | Matheus Carvalho, Renan Neves da Silva, Samuel Souza da Silva, Janier Arias Garcia, Lucas Nardo         |     |
| <b>8.4</b> | <b>PPA Evaluation of Hardware Accelerated AES Algorithm Using RISC-V ISE</b>                            | 229 |
|            | Hércules Leonel, Willian Nunes, Fernando Moraes   |     |

## Session 9 - Hardware and Software Co-design for Dependable Embedded Systems

Chair: Omar Paranaiba

- 9.1 Analysis of Representative Critical Path as Delay Line for Bundled-Data Circuits** 236  
Jéssica Gonsalves Santos, Ismael de Almeida Junior, Robin Wilson, Sylvain Engels, Laurent Fesquet
- 9.2 Edge AI Dependability: Is Bit-flip Direction the Right Concern in Trustworthiness Reinforcement?** 241  
Regis Leveugle, Ahmed Al-Kaf, Mounir Benabdenbi
- 9.3 Impact of Register Reservation on the Reliability of Arm Cortex-M Processors under Neutrons** 246  
Leonardo Reinehr Gobatto, Fabio Benevenuti, Luiz Henrique Laurini, Benjamin Cheymol, Rodrigo Possamai Bastos, Fernanda Kastensmidt, Jose Rodrigo Azambuja
- 9.4 Failure Assessment of NASA cFS Case-Study Flight Software on RISC-V via Fault Injection** 251  
Luís Fernando França, Fabio Benevenuti, Leonardo Gobatto, Antonio Carlos Beck, José Rodrigo Azambuja, Fernanda Lima Kastensmidt

## Session 10 - Hardware Accelerators for AI, Signal Processing, and Compression

Chair: Fernando Moraes

- 10.1 Design and Synthesis of Row-Stationary Hardware Accelerators for 2D Convolution** 258  
Fabricio Lorenzon, Lorenzo Nemitz, Mateus Grellert
- 10.2 NNCodec Neural Network Compression Assessment and Binarization Step Hardware Design** 263  
Gabriel Cardoso, Jiovana Gomes, Ricardo Robaina, Sergio Bampi, Fábio Ramos
- 10.3 VLSI Design of a Fast and Reconfigurable Decision Tree Inference Accelerator** 268  
Eric Friedrich, André Regis, Pedro Paiva, Mateus Grellert
- 10.4 HARA: Hardware-Aware Resource Allocation for FPGA-Based Neural Network Acceleration** 273  
Arthur Ely, Ian Kersz, Michael G. Jordan, Jose Rodrigo Azambuja, Antonio Carlos Beck, Fernanda Kastensmidt

- 10.5 A Low-Power and Area-Efficient Architecture for Hyperbolic CORDIC with Enhanced Accuracy** 278  
 Eloisa Barros, Rodrigo Lopes, Morgana Macedo Azevedo da Rosa, Eduardo da Costa, Rafael Soares

## Session 11 - VVC Optimizations

Chair: Guilherme Corrêa

- 11.1 Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction** 284  
 Lucas De Fraga, Cláudio Diniz
- 11.2 Dynamic Approximate Storage Scheme for VVC Intra-Frame Prediction** 289  
 Yasmin Camargo, Felipe Sampaio, Daniel Palomino, Bruno Zatt, Matheus Isquierdo
- 11.3 Complexity Optimization Based on Decision Trees of Inter-Frame Prediction in VVC Encoders** 294  
 Rodrigo Feldens, Sergio Bampi, Felipe Sampaio

## Session 12 - Advances on Analog and Digital Design

Chair: Alessandro Girardi

- 12.1 Novel Simplified Analog Neuron in CMOS Technology with Digital Weights** 300  
 Tiago Oliveira Weber, Fabian Cabrera
- 12.2 A Modular Power Switches Layout Strategy to a SiC Gate Driver Development** 305  
 Lucas Conde, Marenice Carvalho, José Andrade, Fernando Chavez
- 12.3 Violation Constraint-Handling Genetic Algorithm for Fully-Differential OTA Design Optimization** 310  
 Leonardo Sanabria, Fernanda Oliveira, Fernando Baruqui, Fabian Olivera, Nelson Maculan
- 12.4 Transistor Placement Routability Prediction for Standard Cell Design** 315  
 Vitor Hugo Maciel, Felipe Bortolon, Marcos Backes, Eduardo Barbian, Ricardo Reis

## Special Session - IC Design with Open-Source Tools, PDKs and Architectures

Chair: Jorge Marin

- |             |  |     |
|-------------|--|-----|
| <b>13.1</b> | <b>A 1-MHz, 24-ppm/°C fully-integrated RC relaxation clock reference using 180 nm open-source PDK</b>                                | 322 |
|             | César Augusto Marcelo Albuquerque, Gabriel Maranhão, Deni Germano Alves Neto, Augusto Paulo Franco, Márcio Cherem Schneider          |     |
| <b>13.2</b> | <b>Physical Implementation of the NoX RISC-V Core Using an Open PDK</b>  | 326 |
|             | Augusto Kessler Pires, Nathan Guimarães, Fernanda Kastensmidt, Antonio Carlos S. Beck, Mateus Grellert, José Rodrigo Azambuja        |     |
| <b>13.3</b> | <b>Silicon-Proven Synchronous and Asynchronous Frequency-to-Digital Converters Using Open-Source EDA Tools</b>                       | 331 |
|             | Byron Tarabata, Eduardo Holguín, Martín Gaviláñez, Esteban Astudillo, Ana Salcedo, Luis Miguel Prócel                                |     |
| <b>13.4</b> | <b>Process Variation Sensing and Compensation Employing a Ring Oscillator-Based Architecture in SkyWater 130nm Technology</b>        | 337 |
|             | Emilia Casares López, José Montahuano, Esteban Astudillo, Eduardo Holguín  |     |
| <b>13.5</b> | <b>Tapeout-Oriented Strategies for Teaching Analog/Mixed-Signal IC Design and Implementation in Electrical Engineering Education</b> | 342 |
|             | Jorge Marin, Krzysztof Herman, Daniel Arévalos, Martin Andraud, Christian A. Rojas   |     |