

2025 IEEE International Test Conference (ITC 2025)

**San Diego, California, USA
20-26 September 2025**



**IEEE Catalog Number: CFP25ITC-POD
ISBN: 979-8-3315-7042-2**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25ITC-POD
ISBN (Print-On-Demand):	979-8-3315-7042-2
ISBN (Online):	979-8-3315-7041-5
ISSN:	1089-3539

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2025 IEEE International Test Conference (ITC) ITC 2025

Table of Contents

ITC Technical Paper Evaluation and Selection Process

Full Papers

IEA-Plugin: An AI Agent Reasoner for Test Data Analytics	1
<i>Seoyeon Kim (University of California, California), Yu Su (University of California, California), and Li-C. Wang (University of California, California)</i>	
Scan Test for 99% Defect Coverage of R-2R DACs	11
<i>Stephen Sunter (Siemens EDA, Canada) and Krzysztof Jurga (Siemens EDA, Poland)</i>	
Defect-Finding with Timing-Partitioned Small-Delay-Defect Methodology: Silicon Practice on N2	19
<i>Hao-Yu Yang (Taiwan Semiconductor Manufacturing Company, Taiwan), Hsin-Wei Hung (Taiwan Semiconductor Manufacturing Company, Taiwan), and Nan-Hsin Tseng (Taiwan Semiconductor Manufacturing Company, Taiwan)</i>	
Genshin: A Generalized Framework with Software-Hardware Co-design and Pruned Fault Injection for Reliability Analysis	27
<i>Quan Cheng (Kyoto University, Japan ; Southern University of Science and Technology, China), Hao-Yang Chi (National Tsing Hua University, Taiwan), Chien-Hsing Liang (National Tsing Hua University, Taiwan), Yu-Hong Chao (National Tsing Hua University, Taiwan), Huizi Zhang (Southern University of Science and Technology, China), Yuan Liang (Southern University of Science and Technology, China), Mingtao Zhang (Kyoto University, Japan), Wang Liao (Kochi University of Technology, Japan), Jinjun Xiong (University at Buffalo, USA), Jing-jia Liou (National Tsing Hua University, Taiwan), Masanori Hashimoto (Kyoto University, Japan), and Longyang Lin (Southern University of Science and Technology, China)</i>	
Chiplets' Die-to-Die Interconnect Repair Language (IRL)	37
<i>Po-Yao Chuang (IMEC, Belgium ; National Tsing-Hua University, Taiwan) and Erik Jan Marinissen (IMEC, Belgium ; TU Eindhoven, the Netherlands)</i>	

TESLA: Testability Enhancement for Shift-Left Automation via Multi-LLM Collaboration	45
<i>Zhiteng Chao (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences ; CASTEST Co., Ltd.), Rengang Zhang (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences), Feng Gu (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences), Hongqin Lyu (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences), Bin Sun (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences), Wenxing Li (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences), Zizhen Liu (Institute of Computing Technology, Chinese Academy of Sciences), Jianan Mu (Institute of Computing Technology, Chinese Academy of Sciences), Jing Ye (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences ; CASTEST Co., Ltd.), Xiaowei Li (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences ; CASTEST Co., Ltd.), and Huawei Li (Institute of Computing Technology, Chinese Academy of Sciences ; University of Chinese Academy of Sciences ; CASTEST Co., Ltd)</i>	
QuEST: Quantitative Entropy based Security and Trojan Detection Framework for Confidentiality Verification	53
<i>Jiaming Wu (University of Florida, Florida) and Domenic Forte (University of Florida, Florida)</i>	
Push-on mating 57- to 81-GHz mm-Wave interface with high repeatability for ATE application.....	63
<i>Minoru Iida (Advantest Corporation, Japan), Norio Kobayashi (Advantest Corporation, Japan), Hideki Shirasu (Advantest Corporation, Japan), and Masayuki Nakamura (Advantest Corporation, Japan)</i>	
Small Delay Defect Diagnosis via Timing-Aware Fault Simulation with Variant Delay Insertion	72
<i>Cheng-En Chung (National Cheng Kung University, Taiwan), Jun-Han Jian (National Cheng Kung University, Taiwan), Kuen-Jong Lee (National Cheng Kung University, Taiwan), Nan-Hsin Tseng (Taiwan Semiconductor Manufacturing Company, Taiwan), Hsin-Wei Hung (Taiwan Semiconductor Manufacturing Company, Taiwan), Hao-Yu Yang (Taiwan Semiconductor Manufacturing Company, Taiwan), and Dong-Yi Chen (Taiwan Semiconductor Manufacturing Company, Taiwan)</i>	
Chain Cell-Aware Diagnosis	82
<i>Szczepan Urban (Siemens DISW, Poland), Jakub Janicki (Siemens DISW, Poland), Piotr Zimnowłódzki (Siemens DISW, Poland), Artur Stelmach (Siemens DISW, Poland), and Manish Sharma (Siemens DISW, USA)</i>	
Enhancing Timing Predictability in Automotive Electronics: Addressing Aging and Temperature Distributions	92
<i>Jeffery Y.-C. Chen (Nat'l Yang Ming Chiao Tung Univ, Taiwan), Jason W.-Y. Cheng (Nat'l Yang Ming Chiao Tung Univ, Taiwan), Aaron C.-W. Liang (Nat'l Yang Ming Chiao Tung Univ, Taiwan), Charles H.-P. Wen (Nat'l Yang Ming Chiao Tung Univ, Taiwan), Gung-Yu Pan (Synopsys, Inc., Taiwan), and Hen-Ming Lin (Synopsys, Inc., Taiwan)</i>	

Stress Aware Quiescent Current Test Optimization	102
<i>Shubhendu Shrivastava (NXP Semiconductors, the Netherlands), Jo Gunnes (NXP Semiconductors, the Netherlands), Anteneh Gebregiorgis (TU Delft, the Netherlands), and Said Hamdioui (TU Delft, the Netherlands)</i>	
Persistent High-Bandwidth IJTAG Data Delivery	111
<i>Jan Burchard (Siemens EDA, Germany), Matthias Kampmann (Siemens EDA, Germany), Ayush Patel (Siemens EDA, Germany), Marta Stepniewska (Siemens EDA, Poland), Przemysław Szymański (Siemens EDA, Poland), Wojciech Janiszewski (Siemens EDA, USA), Jean-François Côté (Siemens EDA, USA), Michał Olejarz (Siemens EDA, Poland), Olga Przybysz (Siemens EDA, Poland), Lori Schramm (Siemens EDA, USA), Jonathan Gaudet (Siemens EDA, Canada), and Martin Keim (Siemens EDA, USA)</i>	
LLM-Aided In-Field Workload Generation for Detecting Silent Data Corruptions at Scale	121
<i>Peter Domanski (Arizona State University, USA), Deepesh Sahoo (Arizona State University, USA), Eduardo Ortega (Arizona State University, USA), Farshad Firouzi (Arizona State University, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	
OCTANE: On-Chip Telemetry-based Anomaly Notification Engine	131
<i>Eduardo Ortega (Arizona State University), Arjun Hati (Arizona State University), Jonti Talukdar (Arizona State University), Woohyun Paik (Arizona State University), Fei Su (Intel Corporation), Rita Chattopadhyay (Intel Corporation), and Krishnendu Chakrabarty (Arizona State University)</i>	
LA-DOS: Layout-Aware-Defect-Oriented Stress UDFM & ATPG Pattern Generation for Zero Defect Automotive Designs	141
<i>Mohammed Zine E. Brahmi (Southern Methodist University, USA), Jennifer Dworak (Southern Methodist University, USA), Martina Perkovic (Southern Methodist University, USA), Megan Appel (Southern Methodist University, USA), Saidapet Ramesh (NXP Semiconductors, USA), Ravi J N (NXP Semiconductors, India), Ramanath Dharmavarm (NXP Semiconductors, India), Arun Kumar Anjaneyareddy (NXP Semiconductors, USA), and Chen He (NXP Semiconductors, USA)</i>	
Automated Selection of Optimal EDT Input Configuration	151
<i>Grzegorz Mrugalski (Siemens Digital Industries Software, USA), Janusz Rajski (Siemens Digital Industries Software, USA), Maciej Trawka (Siemens Digital Industries Software, USA), and Jerzy Tyszer (Poznań University of Technology, Poland)</i>	
NeuralTPG: GPU-Accelerated Neural Twin-Based Test Pattern Generation for Transition Delay Faults in Safety-Critical Applications	161
<i>Xuanyi Tan (Arizona State University, USA), Gitanjali Mukherjee (Arizona State University, USA), Dhruv Thapar (Arizona State University, USA), Arjun Chaudhuri (Arizona State University, USA), Sanmitra Banerjee (Arizona State University, USA), Rubin Parekhji (Texas Instruments (India) Pvt. Ltd., India), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	

A Novel Omnidirectional 3D Test Access Architecture for Advanced System-on-Wafer (SoW) Applications	171
<i>Hiroyuki Iwata (Yokohama, Japan), Sandeep Kumar Goel (San Jose, USA), Ankita Patidar (San Jose, USA), Fumiaki Takashima (Yokohama, Japan), and Frank Lee (Hsinchu, Taiwan)</i>	
A Fine and Massive Test Methodology for Analyzing Core Characteristics in the Development of Next Generation DRAM	181
<i>Min-Kyu Kim (Samsung Electronics Co., Ltd, Republic of Korea), Incheol Nam (Samsung Electronics Co., Ltd, Republic of Korea), Minju Shin (Samsung Electronics Co., Ltd, Republic of Korea), Kyung-Rak Cho (Samsung Electronics Co., Ltd, Republic of Korea), Gijong Sung (Samsung Electronics Co., Ltd, Republic of Korea), Deasun Kim (Samsung Electronics Co., Ltd, Republic of Korea), Heeil Hong (Samsung Electronics Co., Ltd, Republic of Korea), and SangJoon Hwang (Samsung Electronics Co., Ltd, Republic of Korea)</i>	
A Probabilistic Approach of Fault Propagation at RTL and its Application to Transient Fault Analysis	186
<i>Chien-Hsing Liang (National Tsing Hua University, Taiwan), Yu-Hong Chao (National Tsing Hua University, Taiwan), Jing-Jia Liou (National Tsing Hua University, Taiwan), and Harry Chen (MediaTek Inc, Taiwan)</i>	
Debugging and Preventing Abnormally High Vmin during Logic Scan Test Bring-up	196
<i>Min-Hsin Liu (National Taiwan University, Taiwan), Ding-Wei Cheng (National Taiwan University, Taiwan), James Chien-Mo Li (National Taiwan University, Taiwan), Chris Nigh (Qualcomm Technologies, USA), Szu Huat Goh (Qualcomm Semiconductor Limited, Taiwan), Mason Chern (Qualcomm Semiconductor Limited, Taiwan), Bing-Han Hsieh (Qualcomm Semiconductor Limited, Taiwan), and Subhadip Kundu (Qualcomm India Private Limited, India)</i>	
Advanced fault model, diagnosis and applications for deep nanometer process	206
<i>Jayant D'Souza (Siemens EDA), Piotr Zimnowlodzki (Siemens EDA), Szczepan Urban (Siemens EDA), Manish Sharma (Siemens EDA), Youngseok Son (Samsung), Muyun Cho (Samsung), Hyunyul Lim (Samsung), and Jaeseok Park (Samsung)</i>	
Sisyphus: Cross-Layer Efficiency Across NVM Technologies in Compute-in-Memory Architectures	213
<i>Ali Nezhadi (Karlsruhe Institute of Technology, Germany), Odysseas Chatzopoulos (University of Athens, Greece), Mahta Mayahinia (Karlsruhe Institute of Technology, Germany), George Papadimitriou (University of Athens, Greece), Mehdi Tahoori (Karlsruhe Institute of Technology, Germany), and Dimitris Gizopoulos (University of Athens, Greece)</i>	
Functional Test Generation for In-Field Testing of Deep Learning Models with Test Storage Constraints	223
<i>Dina A Moussa (Karlsruhe Institute of Technology, Germany ; Arab Academy for Science, Technology and Maritime Transport, Egypt), Michael Hefenbrock (RevoAI GmbH, Germany), and Mehdi Tahoori (Karlsruhe Institute of Technology, Germany)</i>	

Power Side-Channel Vulnerabilities of a RISC-V Cryptography Accelerator Integrated into CVA6 via Core-V eXtension Interface (CV-X-IF)	233
<i>Behnam Farnaghinejad (Politecnico di Torino, Italy), Davide Bellizia (Telsy S.p.A, Italy), Alessandra Dolmeta (Politecnico di Torino, Italy), Guido Masera (Politecnico di Torino, Italy), Antonio Porsia (Politecnico di Torino, Italy), Annachiara Ruospo (Politecnico di Torino, Italy), Stefano Di Carlo (Politecnico di Torino, Italy), Alessandro Savino (Politecnico di Torino, Italy), and Ernesto Sanchez (Politecnico di Torino, Italy)</i>	
Holistic Validation Pattern Generation for IEEE 1687 and Streaming Scan Networks	243
<i>Sebastian Huhn (Siemens EDA, Germany), Matthias Kampmann (Siemens EDA, Germany), Jan Burchard (Siemens EDA, Germany), Reinhard Meier (Siemens EDA, Germany), Kacper Czerniawski (Siemens EDA, Poland), Lori Schramm (Siemens EDA, USA), Sandipan Sharma (Google India Pvt. Ltd, India), Nikita Naresh (Google India Pvt. Ltd, India), Wilson Pradeep (Google LLC, USA), Prachi Sinha (Google India Pvt. Ltd, India), Mayank Parasrampurua (Google India Pvt. Ltd, India), Jonathan Gaudet (Siemens EDA, Canada), and Martin Keim (Siemens EDA, USA)</i>	
DRONE: Delay Defect and Marginality Targeted Scan Tests to Observe Insidious Errors	253
<i>Suriyaprakash Natarajan (Siemens EDA), Chaitali S. Oak (Intel Corporation), Nipun Chaplot (Intel Corporation), Vijay Kakollu (Intel Corporation), Venkata A. R. Gurram (Intel Corporation), Manish J. Mishra (Intel Corporation), and Fayez Abu-gosh (Intel Corporation)</i>	
Silicon Photonic Test-Point Selection by Integrating Design Parameters with Hypergraph Partitioning	262
<i>Lawrence Schlitt (University of Utah, USA), Pratishtha Agnihotri (University of Utah, USA), Priyank Kalla (University of Utah, USA), and Steve Blair (University of Utah, USA)</i>	
Ultra Dense SRAM Cell Test Challenges	272
<i>Uma Srinivasan (IBM, NY), William Huott (IBM, NY), Austen Hall (IBM, Maine), Ryan Thorpe (IBM, NY), Dan Rodko (IBM, NY), Greg Hornicek (IBM, NY), and Brian Noble (IBM, NY)</i>	
Efficient Delay Fault Characterization of Resistive Open Defects in Standard Cells Using Resistive Fault Dominance	281
<i>Gowsika Dharmaraj (Georgia Institute of Technology, USA), Abhijit Chatterjee (Georgia Institute of Technology, USA), Adit Singh (Auburn University, USA), and Arani Sinha (Intel Corporation, USA)</i>	
Making IJTAG Address Physical-World Digital and Mixed-Signal Test Challenges	291
<i>Hans Martin von Staudt (Renesas Electronics, Germany), Jeff Rearick (Advanced Micro Devices, USA), and Michael Laisne (Renesas Electronics, USA)</i>	
IC-PEPR: PEPR Testing Goes Intra-Cell	301
<i>Chris Nigh (Carnegie Mellon University, USA), Ruben Purdy (Carnegie Mellon University, USA), Wei Li (Carnegie Mellon University, USA), Subhasish Mitra (Stanford University, USA), and R. D. Blanton (Carnegie Mellon University, USA)</i>	

SMART: Scalable and Modular Architecture for Routing-Aware Testing of Fan-out Wafer-Level Packages	310
<i>Partho Bhoumik (Arizona State University), Dhruv Thapar (Arizona State University), Arjun Chaudhuri (Arizona State University), and Krishnendu Chakrabarty (Arizona State University)</i>	
Fault Tolerance in RRAM-Based AI Accelerator with Guided Randomized Activation	320
<i>Soyed Tuhin Ahmed (Arizona State University, AZ), Eduardo Ortega (Arizona State University, AZ), Ryan Depsey (Arizona State University, AZ), Patrick Xiao (Sandia National Laboratories, NM), Ben Feinberg (Sandia National Laboratories, NM), Christopher H. Bennett (Sandia National Laboratories, NM), Matthew J. Marinella (Arizona State University, AZ), and Krishnendu Chakrabarty (Arizona State University, AZ)</i>	
Scan Chain Diagnosis in Advanced Process Nodes: The Art of Balancing Resolution, Repairability, and Cost	330
<i>Sandeep Kumar Goel (TSMC, USA), Ankita Patidar (TSMC, USA), Yue Tian (TSMC, USA), and Frank Lee (TSMC, Taiwan)</i>	
LITE: ATPG-Aware Lightweight Scan Instrumentation for Enhancing Test Efficiency	339
<i>Sudipta Paria (University of Florida, USA), Md Rezoan Ferdous (University of Florida, USA), Aritra Dasgupta (University of Florida, USA), Atri Chatterjee (University of Florida, USA), and Swarup Bhunia (University of Florida, USA)</i>	
Transfer Learning for Minimum Operating Voltage Prediction in Advanced Technology Nodes: Leveraging Legacy Data and Silicon Odometer Sensing	349
<i>Yuxuan Yin (University of California Santa Barbara, USA), Rebecca Chen (NXP Semiconductors, USA), Boxun Xu (University of California Santa Barbara, USA), Chen He (NXP Semiconductors, USA), and Peng Li (University of California Santa Barbara, USA)</i>	
Fault Modeling and Testing of Chiplet-to-Chiplet Interconnects in Fan-out Wafer-Level Packaging	357
<i>Partho Bhoumik (Arizona State University), Arjun Chaudhuri (Arizona State University), Sandeep Kumar Goel (TSMC, CA), and Krishnendu Chakrabarty (Arizona State University)</i>	
Using Distinguishing Bits to Improve Chain Diagnosis Coverage for Silicon Defects	367
<i>Wu-Tung Cheng (Siemens EDA), Manish Sharma (Siemens EDA), Artur Stelmach (Siemens EDA), Jakub Janicki (Siemens EDA), Preston McWithey (Siemens EDA), Gaurav Veda (Siemens EDA), Szczepan Urban (Siemens EDA), and Jayant D'Souza (Siemens EDA)</i>	

Short Papers

'Shifting-left' Zero Defect Scan Test Development to Launch Automotive PPM-ready Products	377
<i>Ravi J N (NXP Semiconductor, India) and Stephen Traynor (NXP Semiconductor, USA)</i>	

Chasing Front-End-Of-Line Defects with Cell Aware Diagnostics in High-Volume Manufacturing. 382 <i>Saghir A Shaikh (Intel Corporation, USA), Brandon Brea (Intel Corporation, USA), Gaurav Devrani (Intel Corporation, USA), Muhammad Waheed (Intel Corporation, USA), Lay Hoon Loh (Intel Corporation, USA), Prakash Palanisamy (Intel Corporation, USA), Jim Lee (Intel Corporation, USA), and Giyoung Yang (Intel Corporation, USA)</i>	
Full Enablement of Very-Low Voltage Testing to Deliver Zero Defect Quality Automotive Products 387 <i>Srimaiyee Pentyala (NXP Semiconductor, USA) and Stephen Traynor (NXP Semiconductor, USA)</i>	
Pseudo Random Low Power Built in Self Test 392 <i>Dale Meehl (Cadence Design Systems, USA), Sameer Chillarige (Cadence Design Systems, USA), Bharath Nandakumar (Cadence Design Systems, USA), Carl Wisnesky (Cadence Design Systems, USA), and Krishna Chakravadhanula (Cadence Design Systems, USA)</i>	
Ultra-Pure High-Resolution Waveform Generation Using Low-Cost Data Converters with Dithering 397 <i>Emmanuel Nti Darko (Iowa State University, USA), Saeid Karimpour (Iowa State University, USA), Ekaniyere Oko-Odion (Iowa State University, USA), Godfred Osei Bonsu (Iowa State University, USA), and Degang Chen (Iowa State University, USA)</i>	

Formal Poster plus Pitch

Functional Logic Diagnosis with Observation Points on Next-State Variables 402 <i>Irith Pomeranz (Purdue University, U.S.A.)</i>	
Early Testing of Memory Redundant Row Elements 406 <i>Luc Romain (Siemens Electronic Design Automation, Canada), Roger Mah (Siemens Electronic Design Automation, Canada), Katarzyna Wojnowska (Siemens Electronic Design Automation, Poland), Albert Au (Siemens Electronic Design Automation, Canada), and Lori Schramm (Siemens Electronic Design Automation, USA)</i>	
Device-Aware Test for Threshold Voltage Shifting in FeFET 410 <i>Changhao Wang (Politecnico di Torino, Italy : Institute of Microelectronics of the Chinese Academy of Sciences, China), Sicong Yuan (Delft University of Technology, Netherlands), Nima Kolahimahmoudi (Politecnico di Torino, Italy), Hanzhi Xun (Delft University of Technology, Netherlands), Nicolò Bellarmino (Politecnico di Torino, Italy), Danyang Chen (Shanghai Jiao Tong University, China), Chujun Yin (Institute of Microelectronics of the Chinese Academy of Science, China), Mottaqiallah Taouil (Delft University of Technology, Netherlands), Moritz Fieback (Delft University of Technology, Netherlands), Xiuyan Li (Shanghai Jiao Tong University, China), Lin Wang (Shanghai Jiao Tong University, China), Chaobo Li (Institute of Microelectronics of the Chinese Academy of Science, China), Riccardo Cantoro (Politecnico di Torino, Italy), and Said Hamdioui (Delft University of Technology, Netherlands)</i>	

Scan Strategies for High Quality Latch Array Testing	414
<i>Bin Du (AMD, Canada), Nehal Patel (AMD, USA), Yerong Chen (AMD, Canada), Jeremy Chin (AMD, Canada), and Katherine Tian (AMD, China)</i>	
Exploiting the correlation with traditional fault models to speed-up cell-aware fault simulation	418
<i>Reza Khoshzaban (Politecnico di Torino, Italy), Iacopo Guglielminetti (STMicroelectronics s.r.l., Italy), Michelangelo Grosso (STMicroelectronics s.r.l., Italy), Matteo Sonza Reorda (Politecnico di Torino, Italy), and Riccardo Cantoro (Politecnico di Torino, Italy)</i>	
Influence of Automated Test Equipment Drift on Process Capability Studies	422
<i>Anand Venkatachalam (University of Stuttgart, GERMANY), Ernst Aderholz (Infineon Technologies AG, GERMANY), Matthias Sauer (Advantest Europe GmbH, GERMANY), Simon Schweizer (Advantest Europe GmbH, GERMANY), Matthias Werner (Advantest Europe GmbH, GERMANY), and Ilia Polian (University of Stuttgart, GERMANY)</i>	
An SMT-Based Method for Identifying State-Holding Elements in Extracted Netlists	426
<i>Aric Fowler (University of Texas at Dallas, USA), Carl Sechen (University of Texas at Dallas, USA), and Yiorgos Makris (University of Texas at Dallas, USA)</i>	
Glitter PUF: A Passive Anti-Tamper PUF Based On Images Of Glitter Reflections	430
<i>Noeël Moeskops (Delft University of Technology, the Netherlands), Abdullah Aljuffri (Delft University of Technology, the Netherlands), Said Hamdoui (Delft University of Technology, the Netherlands), and Mottaqiallah Taouil (Delft University of Technology, the Netherlands)</i>	
Improving Error Tolerance and Scalability in Pseudo-Boolean SAT-Based Generic Side-Channel Analysis	434
<i>Shakil Ahmed (University of Texas at Dallas, United States), Dipali Jain (University of Texas at Dallas, United States), and Kaveh Shamsi (University of Texas at Dallas, United States)</i>	
Test Pattern Aware Streaming Fabric-based Scan Test Methodology	438
<i>Krishna Prasad Gnawali (Synopsys Inc), Andrea Costa (Synopsys Inc), Nathalie Etono (Synopsys Inc), Denis Martin (Synopsys Inc), Bala Tarun Nelapattla (Nvidia Corp), and Amit Purohit (Synopsys Inc)</i>	
Embedded Trace: A Key Enabler for Silicon Lifecycle Management	442
<i>Vivek Chickermane (Siemens EDA, USA), Marcel Zak (Siemens EDA, UK), and Matthew O'Donnell (Siemens EDA, UK)</i>	
Eclipse Dynamic Probe Card: A Novel Approach for Wafer-Level Photonic Testing with Automated Fiber Array Unit Alignment	446
<i>Riccardo Vettori (Technoprobe, Italy) and Alessia Galli (Technoprobe, Italy)</i>	

CP-Bench: A PyTorch Test Suite to Detect AI Hardware Failure, Performance Degradation, and Silent Data Corruption	450
<i>Xun Jiao (Meta Platforms, Inc), Sunny Yang (Meta Platforms, Inc), Suman Gumudavelli (Meta Platforms, Inc), Shreya Varshini (Meta Platforms, Inc), Abhinav Pandey (Meta Platforms, Inc), Abhinav Jauhri (Meta Platforms, Inc), Francesco Caggioni (Meta Platforms, Inc), Gautham Vunnam (Meta Platforms, Inc), Harish Dixit (Meta Platforms, Inc), Jason Liang (Meta Platforms, Inc), Philip Henzler (Meta Platforms, Inc), Sameeksha Gupta (Meta Platforms, Inc), Tyler Graf (Meta Platforms, Inc), Venkat Ramesh (Meta Platforms, Inc), and Fred Lin (Meta Platforms, Inc)</i>	

In-Field Testing using In-System Embedded Deterministic Test as a Solution to Alleviate Silent Data Corruption in AI Designs	454
<i>Varun Sehgal (Broadcom, USA), Subramanian Mahadevan (Siemens EDA, USA), Ashrith S Harith (Siemens EDA, USA), Mohit Sharma (Siemens EDA, USA), Saket Goyal (Broadcom, USA), and Nilanjan Mukherjee (Siemens EDA, USA)</i>	

Formal Poster

High Reliability Delay-Based Weak FPGA PUF Using High-Resolution Stochastic Delay Measurement With Phase Locked Loops	458
<i>Kentaroh Katoh (FUKUOKA UNIVERSITY, Japan), Toru Nakura (FUKUOKA UNIVERSITY, Japan), and Haruo Kobayashi (Gunma University, Japan)</i>	

Graph Attention Networks Based Fault Prediction Framework for Functional Safety Verification	462
<i>Yutao Sun (Beijing University of Posts and Telecommunications, China), Jiehua Huang (Beijing University of Posts and Telecommunications, China), Xiangping Liao (Beijing University of Posts and Telecommunications, China), Zhijun Wang (Beijing University of Posts and Telecommunications, China), and Liping Liang (Beijing University of Posts and Telecommunications, China)</i>	

Why is Rigorous PCIe LTSSM Testing a Key to Robust and Reliable Systems?	466
<i>Sean Chen (Nvidia Corporation, USA), Amarildo Garcia (Nvidia Corporation, USA), Frank Chang (Nvidia Corporation, USA), Joe Obedowski (Nvidia Corporation, USA), and Victor Castillo (Nvidia Corporation, USA)</i>	

Minimal Supervision, Maximum Accuracy: TabPFN for Microcontroller Performance Prediction ...	470
<i>Nicoló Bellarmino (Politecnico di Torino, Italy), Riccardo Cantoro (Politecnico di Torino, Italy), Martin Huch (Infineon Technologies AG, Germany), Tobias Kilian (Infineon Technologies AG, Germany), and Annachiara Ruospo (Politecnico di Torino, Italy)</i>	

Secure and Efficient Sharing of On-Chip Resources	474
<i>Joel Åhlund (Advenica AB, Sweden ; Lund University, Sweden), Markus Törmänen (BeamWave AB, Sweden ; Lund University, Sweden), and Erik Larsson (Lund University, Sweden)</i>	

FAMOUS: Fault Attack Mitigation via Exploiting Invariances in Deep Neural Networks	478
<i>Javad Bahrani (University of Maryland, USA), Parsa Nooralinejad (University of California, USA), Hamed Pirsavash (University of California, USA), and Naghmeh Karimi (University of Maryland, USA)</i>	
STARTS: Simulation Traits Assisted Random Test Selection for Multiprocessor Verification	482
<i>Li Zhou (National University of Defense Technology, China), Menglong Lu (National University of Defense Technology, China), Li Luo (National University of Defense Technology, China), Jianfeng Zhang (National University of Defense Technology, China), and Junbo Tie (National University of Defense Technology, China)</i>	
MUX-based Polymorphic Registers and FSMs to Protect Roots of Trust from Voltage Fault Injection	486
<i>Sourav Roy (University of Florida, USA) and Domenic Forte (University of Florida, USA)</i>	
Teaching Llamas to Test: A Language-Based Approach	490
<i>Christos Vasileiou (University of Texas at Dallas, USA) and Yiorgos Makris (University of Texas at Dallas, USA)</i>	
Test and Calibration Methods for Process Variation of ReRAM-based Spiking Neural Networks ...	494
<i>Po-Sheng Chiu (National Tsing Hua University, Taiwan), Chih-Yu Hsu (National Tsing Hua University, Taiwan), Chih-Tsun Huang (National Tsing Hua University, Taiwan), and Jing-Jia Liou (National Tsing Hua University, Taiwan)</i>	
Early Reliability Estimation in Hardware Accelerators using Improved Colored Petri Nets	498
<i>Ernesto Cristopher Villegas Castillo (Cadence Design Systems, Germany), Felipe Augusto da Silva (Cadence Design Systems, Germany), Josie Esteban Rodriguez Condia (Politecnico di Torino, Italy), Juan-David Guerrero-Balaguera (Politecnico di Torino, Italy), and Michael Glaß (Ulm University, Germany)</i>	
Method for Diagnosing Clock Jitter Using FPGA	502
<i>Seongkwan Lee (Samsung Electronics, South Korea), Hyuntae Jeong (Samsung Electronics, South Korea), Cheolmin Park (Samsung Electronics, South Korea), Jun Yeon Won (Samsung Electronics, South Korea), Minho Kang (Samsung Electronics, South Korea), and Jaemoon Choi (Samsung Electronics, South Korea)</i>	
Combined Array and ADC Structural Test for RRAM-based Multiply-and-Accumulate Circuits	506
<i>Emmanouil Anastasios Serlis (Delft University of Technology, The Netherlands), Hanzhi Xun (Delft University of Technology, The Netherlands), Emmanouil Arapidis (Delft University of Technology, The Netherlands), Anteneh Gebregiorgis (Delft University of Technology, The Netherlands), Mottaqiallah Taouil (Delft University of Technology, The Netherlands ; CognitiveIC, The Netherlands), Said Hamdioui (Delft University of Technology, The Netherlands ; CognitiveIC, The Netherlands), and Moritz Fieback (Delft University of Technology, The Netherlands)</i>	
Wafer Map Pattern Recognition for Multisite Probe with Synthetic Data Augmented Training	510
<i>Chen He (NXP Semiconductors, USA), Rebecca Chen (NXP Semiconductors, USA), and Patrick Goertz (NXP Semiconductors, USA)</i>	

TIDE: Telemetry-Informed Delay Testing for Silent Data Corruption	514
<i>Deepesh Sahoo (Arizona State University, United States of America), Eduardo Ortega (Arizona State University, United States of America), Peter Domanski (Arizona State University, United States of America), Farshad Firouzi (Arizona State University, United States of America), and Krishnendu Chakrabarty (Arizona State University, United States of America)</i>	
FeTest: Defect Analysis and March Test Solution for FeFETs	518
<i>Dhruv Thapar (Arizona State University, USA), Arjun Chaudhuri (Arizona State University, USA), Kai Ni (University of Notre Dame, USA), and Krishnendu Chakrabarty (Arizona State University, USA)</i>	
Deep Learning-based IC Monitoring	522
<i>Iresh M Jayawardana (Southern Illinois University, USA), Krishna Dahal (Southern Illinois University, USA), Spyros Tragoudas (Southern Illinois University, USA), Khader Abdel Hafez (Synopsys, USA), and Danushka Senarathna (Synopsys, USA)</i>	
An On-Chip Sensor For Online Monitoring of HCI-Induced Aging In Integrated Circuits	526
<i>Saeid Karimpour (Iowa state University, USA), Emmanuel Nti Darko (Iowa State University, USA), and Degang Chen (Iowa State University, USA)</i>	
Test Bin Entitlement: Yield Outlier Detection using Die Area and LLM based Bin-Grouping	530
<i>Ragad Al-Huq (AMD, USA) and Yuegui Zheng (AMD, USA)</i>	
Experimental Comparison of Multiplexing Methods for 28 to 64 Gbps NRZ Test Signals	534
<i>Cao Wang (Shanghai Jiao Tong University, China), Shengbo Liu (University of Electronics Science and Technology of China, China), Ming Cheng (Shanghai Jiao Tong University, China), Yindong Xiao (University of Electronics Science and Technology of China, China), Xiaochun Li (Shanghai Jiao Tong University, China), and David Keezer (Eastern Institute of Technology, China)</i>	
FPGA Synthesis of Arbitrary Jitter Injection for Multi-GHz Test Signals	538
<i>Shengbo Liu (University of Electronics Science and Technology of China, China), Yindong Xiao (University of Electronics Science and Technology of China, China), Cao Wang (Shanghai Jiao Tong University, China), Xiaochun Li (Shanghai Jiao Tong University, China), and David Keezer (Eastern Institute of Technology, China)</i>	
Structural Testing on SLT Platform with HSAT IP & High-Speed I/O Access	542
<i>Jyotika Suri (Google LLC, USA), Rakesh Kingler (Google LLC, USA), Sridhar Nimmagadda (Google LLC, USA), and Henry Fei (Google LLC, USA)</i>	
Thermal Management in System Level Test: Analysis of existing solutions and an introduction to advanced liquid cooled memory solutions	546
<i>Sridutt Tummalapalli (Intel Corporation, USA) and Srinath Reddy Yerakondappagari (Intel Corporation, USA)</i>	
Embedded Trace: A Key Enabler for Silicon Lifecycle Management	550
<i>Vivek Chickermane (Siemens EDA, USA), Marcel Zak (Siemens EDA, UK), and Matthew O'Donnell (Siemens EDA, UK)</i>	
Hybrid Static Learning for ATPG	554
<i>Jonathon E. Colburn (Synopsys, USA), Peter Wohl (Synopsys, USA), John A. Waicukauski (Synopsys, USA), and Yasunari Kanzawa (Synopsys, USA)</i>	

Student Papers

FSWGEN: a Device-tree Specification driven System-Level Test workload generator	558
<i>Gabriele Filipponi (Politecnico di Torino, Italy)</i>	
A Benchmark Suite to Evaluate DNN's Resilience	560
<i>Cristiana Bolchini (Dipartimento di Elettronica, Informazione e Bioingegneria, Italy), Alberto Bosio (Univ Lyon, ECL, INSA Lyon, CNRS, UCBL, CPE Lyon, INL, UMR5270, 69130 Ecully, France), Luca Cassano (Dipartimento di Elettronica, Informazione e Bioingegneria, Italy), Antonio Miele (Dipartimento di Elettronica, Informazione e Bioingegneria, Italy), Salvatore Pappalardo (Univ Lyon, ECL, INSA Lyon, CNRS, UCBL, CPE Lyon, INL, UMR5270, 69130 Ecully, France), Dario Passariello (Dipartimento di Elettronica, Informazione e Bioingegneria, Italy), Annachiara Ruospo (Politecnico di Torino, Dip. di Automatica e Informatica, Italy), Ernesto Sanchez (Politecnico di Torino, Dip. di Automatica e Informatica, Italy), Matteo Sonza Reorda (Politecnico di Torino, Dip. di Automatica e Informatica, Italy), and Vittorio Turco (Politecnico di Torino, Dip. di Automatica e Informatica, Italy)</i>	
LAMBDA: LLM-Assisted Malicious Bug Detection and Analysis in Hardware Designs	563
<i>Sudipta Paria (University of Florida, USA)</i>	
A Novel Tester-Based Approach for Functional Testing of Hardware Timers	566
<i>Nicola di Gruttola Giardino (Politecnico di Torino, Italy)</i>	

TTTC PhD

System-Level Test techniques for Automotive SoCs	568
<i>Francesco Angione (Politecnico di Torino, Italy), Paolo Bernardi (Politecnico di Torino, Italy), and Riccardo Cantoro (Politecnico di Torino, Italy)</i>	
Chiplet Interconnect Test and Repair	578
<i>Po-Yao Chuang (National Tsing Hua University, Taiwan ; IMEC, Belgium), Cheng-Wen Wu (National Tsing Hua University, Taiwan), and Erik Jan Marinissen (IMEC, Belgium)</i>	
Test Data Compaction Techniques with Improved Diagnostic Capabilities and Reduced Tester Time	588
<i>Jaidev Shenoy (Marvell India Pvt Ltd, India), Virendra Singh (Indian Institute of Technology(IIT) Bombay, India), and Kelly Ockunzzi (Marvell Technology Inc., USA)</i>	

Invited Talk

Leveraging UCIe Interface for Silicon Health & Reliability of Chiplets in a 3D Stack	599
<i>Sandeep Kumar Goel (TSMC), Ankita Patidar (TSMC), Stanley John (TSMC), Frank Lee (TSMC), Min-Jer Wang (TSMC), Daniel F.J. Yang (TSMC), Yervant Zorian (Synopsys), Manish Arora (Synopsys), Firooz Massoudi (Synopsys), Shaan Awasthi (Synopsys), Stelios Balalis (Synopsys), Velmurugan Pathervellaichamy (Synopsys), Bharath Shankaranarayanan (Synopsys), Narasimhalu Raju (Synopsys), Gurgen Harutyunyan (Synopsys), Grigor Tshagharyan (Synopsys), Vahagn Hovakimyan (Synopsys), Arman Karagyozyan (Synopsys), and Alvoina Manucharyan (Synopsys)</i>	

Author Index