

2025 IEEE 38th International System-on-Chip Conference (SOCC 2025)

**Dubai, United Arab Emirates
29 September - 1 October 2025**



**IEEE Catalog Number: CFP25ASI-POD
ISBN: 979-8-3315-9479-4**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25ASI-POD
ISBN (Print-On-Demand):	979-8-3315-9479-4
ISBN (Online):	979-8-3315-9478-7
ISSN:	2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Design of Adaptive Active Filter Using Operational Transconductance Amplifiers in 65nm CMOS.....	1
<i>Serdar Alan, Tugba Haykir Ergin</i>	
Real Time Speaker Load Diagnostic of Automotive Class-D Amplifier	6
<i>Weiyu Shen, Jinlin Zhu, Zhi Gao, Jianquan Liao, Rong Rong</i>	
High Performance Flip-Flop Design Using a New Output Latch Scheme in Samsung 2nm GAA Process.....	11
<i>Ji-Hwan Oh, Ah-Reum Kim, Won-Hyun Choi, Byung-Su Kim</i>	
Programmable RFSoc-Based Antenna Emulator for MIMO System Prototyping	16
<i>Christian Karle, Johannes Pfau, Marc Neu, Kai Unger, Jürgen Becker, André Scheder, Tobias Kögel, Lukas Witte, Benjamin Nuß, Johann Christian Marten, Marwan Younis</i>	
LinkBo: A Single-Wire, Low-Latency, and Robust Protocol for Variable-Distance Chip-To-Chip Communications.....	22
<i>Bochen Ye, Gustavo Naspolini, Kimmo Salo, Manil Dev Gomony</i>	
Evaluating Area-Time-Power Trade-Offs in NTT Accelerators for Post-Quantum Cryptography.....	28
<i>Malik Imran, Ayesha Khalid, Ciara Rafferty, Muhammad Rashid, Máire O’Neill</i>	
LHF-NTT: Local Horizontal Folding Number Theoretic Transform Hardware Accelerator	34
<i>Shutao Zhang, Tobias Gemmeke</i>	
Constant-Time Modulo: A Secure Hardware Design Against Timing Attacks	40
<i>Arnab Kumar Biswas</i>	
Leveraging Multi-Layer Crypto-Logic Cross-Coupled with Encoded Code Converter and Conditional Control Flow for Robust Key-Based HLS IP Watermarking	46
<i>Nabendu Bhui, Anirban Sengupta</i>	
Secure Optimized Hardware IP Design Using Key-Driven Hash Slicing Based HLS Watermarking Integrated with Krill-Herd DSE	52
<i>Aditya Anshul, Anirban Sengupta, Vishal Chourasia</i>	
Low-Power, Energy-Efficient, Cardiologist-Level Atrial Fibrillation Detection for Wearable Devices	58
<i>Dominik Lorocho, Johannes Feldmann, Vladimir Rybalkin, Norbert Wehn</i>	
A High Accuracy and Hardware Efficient Approximate Computing Based Leaky Integrate-And- Fire Neuron Model	64
<i>Haihang Xia, Shengdi Wang, Yuqin Zhao, Haotian Liu, Charith Abhayaratne, Tiantai Deng</i>	
OPAMP-Free Ferroelectric Capacitive Computing-In-Memory Accelerator for Energy-Efficient Binary Neural Networks.....	70
<i>Jingyun Gu, Can Liu, Yuqing Chen, Zhihao Shen, Wei Mao, Genquan Han, Lei He, Jiang Xu</i>	
Efficient Task Graph Generation for DNN Inference on FPGA-Based SoC Platforms.....	76
<i>Mukta Debnath, Shuvadeep Bhattacharjee, Prapti Ganguly, Swagata Mandal, Amlan Chakrabarti</i>	

Accelerate On-Chip Artificial Neural Network Training: A Customised fNIRS Signals Processing System-On-Chip	82
<i>Yunyi Zhao, Hubin Zhao, Shufan Yang</i>	
VFocus: Better Verilog Generation from Large Language Model Via Focused Reasoning	88
<i>Zhuorui Zhao, Bing Li, Grace Li Zhang, Ulf Schlichtmann</i>	
A Hybrid and Distributed Access Integration for SMR Disks	94
<i>Meng-You Syu, Chin-Hsien Wu, Cheng-Jun Huang</i>	
2nm GAA Cell Architecture Exploration Driven by Automated Standard Cell Layout Generator for Design-Technology Co-Optimization.....	100
<i>Inhyeok Hwang, Ahreum Kim, Byungsu Kim, Seonil Choi, Handong Cho, Hyunbae Seo, Taewhan Kim</i>	
BayNNGine: Hardware-Enabled Bayesian Neural Network Support for Dependable AI Inference.....	106
<i>Julian Hoefler, Fabian Lesniak, Annina Gutermann, Felix Wöran, Tanja Harbaum, Juergen Becker</i>	
SimST: Simulation Framework for Energy-Dataflow Co-Optimization in Spike-Driven Transformer	112
<i>Yunhao Ma, Yanyu Lin, Wanyi Jia, Puli Quan, Mingjing Li, Zhiwei Zhong, Fengwei An, Huihui Zhou</i>	
An Efficient Hybrid Pseudo-Random Number Generator Based on CNTFET	118
<i>Qijin Zhu, Xiaowen Chen, Yu Dong, Zhichao Rui, Hengzhou Yuan</i>	
Accelerating CRYSTALS-Kyber and Dilithium Via a Single Montgomery Reduction ISE on RISC-V	124
<i>Ryan Bevin, Ayesha Khalid, Malik Imran, Máire O'Neill</i>	
ReAD: ReRAM-Based Computing-In-Memory Design and Optimization by AC-DC Mixed Signal	130
<i>Guanyu Chi, Ing-Chao Lin</i>	
Lightweight Error-Correction Code Encoders in Superconducting Electronic Systems	136
<i>Yerzhan Mustafa, Berker Peköz, Selçuk Köse</i>	
Sparse Attention: A Co-Design Approach for Efficient Transformer Execution on Tensor Cores	141
<i>Reza Jahadi, Phil Munz, Ehsan Atoofian</i>	
Neuro-Inspired Multimodal Transistors for Advanced Analog Computation.....	147
<i>Eva Bestelink, Olivier De Sagazan, Radu A. Sporea</i>	
Material Intelligence: Exploiting Intrinsic Learning and Optimization Capabilities for Intelligent Systems.....	152
<i>Taakuya Matsumoto</i>	
A DNN-Oriented Rapid Simulation Framework for Digital Processing-In-Memory Architectures.....	158
<i>Yirong Kan, Guangxian Zhu, Renyuan Zhang, Yasuhiko Nakashima</i>	
Performance Evaluation of Flan-T5 in CGLA Based Accelerators	164
<i>Yu Eto, Takuto Ando, Yasuhiko Nakashima</i>	
Power Efficient Attention Acceleration on CGLA	170
<i>Ayumu Takeuchi, Yasuhiko Nakashima</i>	

Probabilistic Computing for Sustainable Edge Devices Using Organic Electronics	176
<i>Laurie E. Calvet, Sami Valentino El-Nakouzi, Yvan Bonnassieux, Benjamin Iñiguez, Esma Ismailova, Lina Kadura, Hans Kleemann, Luis Montesano</i>	
IoT and Data-Driven Acoustic Leak Detection Using Microcontroller and Fast Fourier Transform	182
<i>Mohammad Derawi, Marcos Xosé Alvarez Cid, Faouzi Alaya Cheikh, Neha Gupta, Nishu Gupta</i>	
240 GHz Line-Of-Sight MIMO Link Demonstration.....	187
<i>Darko Cvetkovski, Nebojsa Maletic, Eckhard Grass</i>	
Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference	191
<i>Vineet Kumar, Ajay Kumar M, Yike Li, Shreejith Shanker, Deepu John</i>	
Cryogenic Characterization and Compact Modeling of Forward Body-Bias Effects in 180nm Bulk CMOS Transistors	196
<i>Zhipeng Liang, Shin Taniguchi, Hajime Takayama, Michihiro Shintani</i>	
Cyclic QFP Network with Controllable Bistability for Scalable Superconducting Spin Systems.....	200
<i>Ayisat Adedokun, Selçuk Köse</i>	
LLM Assisted Code Coverage Closure	205
<i>Supriya Unnikrishnan</i>	
Artificial Intelligence in Antenna Design and Optimization	210
<i>Fatma Taher, Mariam Ahmed Hafez, Mohamed Fathy Abo Sree, Sara Yehia Abdel Fatah</i>	
Numerical Analysis of Double-Gate OTFTs Using TCAD: Influence of Structural Parameters on Device Performance Flexible and Printable Electronics Applications	217
<i>Meena Naga Raju, Matta Durga Prakash</i>	
An Optimised on-Device Deep Learning Training: An fNIRS Study	223
<i>Yunyi Zhao, Hubin Zhao, Shufan Yang</i>	
Energy-Efficient FlashAttention Acceleration on CGLA	225
<i>Ayumu Takeuchi, Yu Eto, Takuto Ando, Yasuhiko Nakashima</i>	
LLM Performance Bottlenecks on CGLA.....	227
<i>Yu Eto, Takuto Ando, Ayumu Takeuchi, Yasuhiko Nakashima</i>	
Energy-Efficient Llama3 Acceleration on a CGLA by Offloading Computational Kernels.....	229
<i>Takuto Ando, Yu Eto, Ayumu Takeuchi, Yasuhiko Nakashima</i>	
Deadline-Aware Interference Mitigation Accelerator Design for Automotive Radar SoC.....	231
<i>Zaheer Khan, Janne Lehtomäki, Lauri Koskinen</i>	
An Analog Isolation Amplifier Using a Digital Optocoupler for Signal Transmission	237
<i>Hsin-Han Chen, Hsin Chen</i>	
A 4.266 Gbps/Pin LPDDR4X PHY with an Integrated RISC-V Subsystem Optimized for Large Bump Pitch in 12nm FinFET Technology	243
<i>Marco Mestice, Johannes Feldmann, Jan Lappas, Mohammadreza Esmaeilpour, Christian Weis, Norbert Wehn</i>	
Programmable Impulse and Random Noise Generation Circuit for Power Integrity Tests	249
<i>Sudabeh Fotoohi Piraghaj, Nicolas G. Constantin</i>	

Bi-Partition Four-Branch Tree: Topologies for Sub-10ps Skew with Co-Optimized Latency Buffer	254
<i>Runkan Liu, Junwei Yang, Jingjing Guo</i>	
FPGA-Based Hardware Accelerator for LWE Encryption and Decryption with TFHE Scheme	260
<i>Najmi Azzahra Feryputri, Infall Syafalni, Nana Sutisna, Nur Ahmadi, Rahmat Mulyawan, Trio Adiono</i>	
Custom Algorithm-Based Fault Tolerance for Attention Layers in Transformers	266
<i>Vasileios Titopoulos, Kosmas Alexandridis, Giorgos Dimitrakopoulos</i>	
On Enhancing the Security Against Memory Disclosure Attacks	272
<i>Prokash Ghosh, Gaurav Kumar, Sohan Lal, Satyadev Ahlawat, Virendra Singh</i>	
Interactive Transaction Tracker to Validate Data Integrity of the Compression and Decompression Engines in Neural Camera Applications	278
<i>Surajit Bhattacharjee, Dipankar Pal</i>	
SparHiXcel: A Cost-Effective Sparsity-Aware Convolutional Accelerator	283
<i>Amirhossein Zarei, Shervin Vakili</i>	
Single-Cell Universal Logic-In-Memory Using 2T-NC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation	289
<i>Rudra Biswas, Jiahui Duan, Shan Deng, Xuezhong Niu, Yixin Qin, Prapti Panigrahi, Varun Parekh, Rajiv Joshi, Kai Ni, Vijaykrishnan Narayanan</i>	
On Efficient Crosstalk Predictability for Fanout Package Designs	295
<i>Chung-Yu Hsieh, Hung-Ming Chen, Shih-Hsien Wu, Chien-Ming Hsu, Wei-Hung Liu</i>	
CoDe-CS: A CNN Accelerator with Co-Designed Compute and Storage for Edge Efficiency	301
<i>Pravar Pathania, Namit Gupta, Vishal Kumar, Keshav Goel, Sujay Deb</i>	
Efficient Interpolation Techniques and Realization Structures for Continuously Variable Bandwidth Filters	307
<i>T C Jayasree, T Bindima, Aya Vijayan, K P Navya, M K Mehnas, K Sravana</i>	
Hardware-Software Co-Design for Efficient LLM Inference on PCIe-Based FPGAs Using Coarse-Grained Systolic Arrays	313
<i>Yun-Nan Chang</i>	
Exploring RISC-V Instruction-Level Optimization Through Macro-Operation Fusion for TensorFlow-Based Models	318
<i>Ahmad Othman, Nico Röder, Ahmed Kamaleldin, Diana Göhringer</i>	
ML-Assisted Error-Tolerant Inexact Multiplier Allocation for Energy-Efficient Systolic Arrays	324
<i>Anshuman Kumar, Dantu Nandini Devi, Mahati Basavaraju, Madhav Rao</i>	
Light-Weight Resilient Flip-Flop for Error Detection and Same-Cycle Correction in Pipelined Designs	330
<i>Faraz Ahmad, Bishnu Prasad Das</i>	
RSNN: A Hybrid Framework Leveraging Gradient Boosting for Thermal Trojan Detection in Multi-Processor Systems-On-Chips	336
<i>Md Rahat Kader Khan, Samiul Islam Niloy, Ahmad Patooghy, Kasem Khalil</i>	
High-Entropy LFSR-Based Random Number Generator (RNG) for Hardware Security	342
<i>Sonia Akter, Shelby Williams, Prosen Kirtonia, Kasem Khalil, Magdy Bayoumi</i>	

Isosceles Trapezoidal TSVs for High-Density Interconnects in 3D ICs and Crosstalk Analysis	348
<i>Prosen Kirtonia, Kasem Khalil, Magdy Bayoumi</i>	
RV2A: Design and Implementation of an Energy-Efficient RISC-V \times V Accelerator to Exploit Data Parallelism at the Edge	353
<i>Sonam, Sujay Deb</i>	
Cycle-Accurate ML-Based Power Modeling for RISC-V Cores Using RTL Simulations	359
<i>Mekala Bindu Bhargavi, Rachakonda Komal Nayan, Sri Parameswaran, Soumya J</i>	
SIMAX: A SIMD-Based Many-Core Accelerator for Matrix-Vector Multiplication for Transformers	365
<i>Yue Yang, John Herrera, Aaron Stillmaker</i>	
DyEKF: Dynamic Protection of Approximate NoC Communications Against Hardware Trojan Attacks.....	371
<i>Hamza Amara, Cédric Killian, Daniel Chillet, Emmanuel Casseau</i>	
Design and Prototyping of Custom SHA-3 Instruction for CVA6 RISC-V Core.....	377
<i>Alperen Bolat, Sakir Sezer, Kieran McLaughlin, Henry Hui</i>	
Performance Impact of Caches, Interrupt Strategies and Communication on SoC Lookaside Acceleration.....	383
<i>Alperen Bolat, Sakir Sezer, Kieran McLaughlin, Henry Hui, Fatih Kurugollu</i>	
Adversarial and Backdoor Threats in Autonomous-Vehicle and Embodied-AI Systems	389
<i>Muhammad Shafique, Muhammad Abdullah Hanif, Amira Guesmi, Nandish Chattopadhyay, Bassem Ouni</i>	
Large Language Models (LLMs) for Electronic Design Automation (EDA) : Special Session Paper	395
<i>Kangwei Xu, Denis Schwachhofer, Jason Blocklove, Ilia Polian, Peter Domanski, Dirk Pflüger, Siddharth Garg, Ramesh Karri, Ozgur Sinanoglu, Johann Knechtel, Zhuorui Zhao, Ulf Schlichtmann, Bing Li</i>	
One Model, Multiple Verifications: A Framework for Holistic Security Assurance.....	401
<i>Jaimini Nagar, Thorsten Dworzak, Sebastian Simon, Ulrich Heinkel, Djones Lettnin</i>	
Exploring Training of Approximate CNNs Using Straight-Through and Linear Regression-Based Gradient Estimation.....	407
<i>Ke Ma, Mingtao Zhang, Shinichi Nishizawa, Shinji Kimura</i>	
RoadRunner: A Modularized Design and Tool Manager for Hardware Projects.....	413
<i>Mattis Hasler, Sebastian Haas</i>	
Comparative Analysis of Human-Designed Vs AI-Generated USB4 Logical Layer: RTL Design and Verification	419
<i>Ali Ahmed Hassan, Karim Samy, Ahmed Zakaria, Ahmed Tarek, Walid Salah, Sief Hamdy Fadda, Hager Walid, Mohamed Salah Soliman</i>	
Safety Analysis of Machine Learning-Based Applications in Autonomous Driving Platforms Using Digital Twin Simulation and Runtime Monitoring.....	425
<i>Yara Ajjour, Ahmed Abu Bakr, Ahmed Wael, Mohamed Sohiel, Moisis Mounir, Tasneem A. Awaad, Mohamed Abdelsalam, M. Watheq El-Kharashi</i>	
SiGe BiCMOS Process Design Kit for Cryogenic High-Frequency Applications	431
<i>A. Datsuk, A. Balashov, P. Ostrovskyy, M. Yazici, C. Wipf, F. Vater, G. Popken, T. Thönes, S. Selvam</i>	

Low-Power ECG Anomaly Detector Using an Area-Efficient Artificial Neural Network	437
<i>Vassilis Alimisis, Anna Mylona, Konstantinos Cheliotis, Vasileios Moustakas, Christos Dimas, Paul P. Sotiriadis</i>	
One Time Programmable Memory for Light Powered ASICs.....	443
<i>Jana M. Späth, Mike Schäfer, Dominic Korner, Klaus Hofmann</i>	
Machine Learning Interatomic Potential Prediction of Thermal and Mechanical Characteristics of Si Nanosheet Transistors for Low Power Applications	448
<i>Mohamed Saleh, Hamdy Abdelhamid, Amr M. Bayoumi</i>	
Zigzag Dataflow Architecture for Convolutional Neural Network	454
<i>Devi Noor Endrawati, Surya Dharma, Infall Syafalni, Nana Sutisna, Trio Adiono, Hiroaki Kunieda</i>	
A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation.....	460
<i>Enrique Dehaerne, Bappaditya Dey, Sandip Halder, Stefan De Gendt</i>	
Bit Transition Reduction by Data Transmission Ordering in NoC-Based DNN Accelerator	466
<i>Yizhi Chen, Jingwei Li, Wenyao Zhu, Zhonghai Lu</i>	
HM2GP: A Multi-Version Task Scheduler with Extended Precedence Constraints on COTS SoCs.....	472
<i>Matthias Stammler, Fabian Lesniak, Niraj Kumar, Arvind Easwaran, Jürgen Becker</i>	
An Architectural Design of Process Partitioning and Device Mapping with In-Memory Computing for Pedestrian Detection	478
<i>Ke Yu, Jun Rim Choi</i>	
Optimizing Compute Express Link Link Layer Using Adaptive Packing-Mode-Selection Algorithm.....	484
<i>Ibrahim Hassan Ibrahim Mohamed, M. Watheq El-Kharashi, Mohamad Abdelaziz, Mahmoud El-Tahawy, Mohamed Abdel-Salam</i>	
UCIe Meets mmWave: Scalable, Latency-Aware and Energy-Efficient Hybrid Chiplet Integration	490
<i>Sameena Khan, Sujay Deb</i>	
Logic-Embedded Flip-Flop Adapting Scan-Controlled Semidynamic and Clocked Domino Structures.....	496
<i>Min-Su Kim, Yong-Geol Kim, Daeseong Lee, Hyoungwook Lee</i>	
Using Digital Twin Simulation with Pre-Silicon Verification in SW-Defined Vehicles	498
<i>Mohamed Abdelsalam</i>	
Next-Gen Physical Design with AI	500
<i>Bindu P Rao, Jagadeesh Gnanasekaran, Prasenjit Ray, V Sai Prashant, Anand Kumaraswamy</i>	
HiFi-LLP: High-Fidelity, Low-Cost Latency Predictors with Confidence for Robust HW-NAS	502
<i>Shambhavi Balamuthu Sampath, Behzad Shomali, Nael Fafous, Moritz Thoma, Judeson Anthony Fernando, Lukas Frickenstein, Pierpaolo Mori, Manoj Rohit Vemparala, Alexander Frickenstein, Walter Stechele</i>	
Optimizing Placement Legalization Utilizing Multiple Shapes of Standard Cells	508
<i>Seoyoung Bang, Taewhan Kim</i>	
TANGO-5: Threat ANalysis and Gem5-Based Attack Simulation for CNN Hardware acceleratOrs	514
<i>Charles Hutchins, Callum Aitchison, Basel Halak</i>	

Hardware-Aware Gradient-Based Column-Wise Mixed-Precision Quantization for Compute-In-Memory Accelerators 520
Li Zhang, Mohammed E. Fouda, Ahmed M. Eltawil, Khaled Nabil Salama

Author Index