

# **2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD 2025)**

**Munich, Germany  
26-30 October 2025**

**Pages 1-599**



**IEEE Catalog Number: CFP25CAD-POD  
ISBN: 979-8-3315-1561-4**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25CAD-POD
ISBN (Print-On-Demand):	979-8-3315-1561-4
ISBN (Online):	979-8-3315-1560-7
ISSN:	1933-7760

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

Adder-DCIM: A Parallel Bit-Flexible Digital CIM Accelerator Joint Model Compression Framework for AdderNet Inference .....	1
<i>Haikang Diao, Chuyue Tang, Bocheng Xu, Haoyang Luo, Meng Li, Yuan Wang, Xiyuan Tang</i>	
Energion: Unveiling Transformers from GPU Power and Thermal Side-Channels .....	10
<i>Arunava Chaudhuri, Shubhi Shukla, Sarani Bhattacharya, Debdeep Mukhopadhyay</i>	
Seeing Through Designs: Attention-Based Knowledge Transfer for Preference-Guided Microarchitecture Search.....	19
<i>Yiyang Zhao, Xuyang Zhao, Zhaori Bi, Ming Zhu, Qiwei Zhan, Keren Zhu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng</i>	
The Fellowship of the Leak: Power Analysis of a Masked FrodoKEM Hardware Accelerator .....	28
<i>Martin Schmid, Giuseppe Manzoni, Aydin Aysu, Elif Bilge Kavun</i>	
ProtoCellLayout: Prototype-Guided Graph Learning for Accurate and Generalizable Standard Cell Layout PPA Estimation.....	36
<i>Zhiyuan Luo, Le Zhou, Zenghui Zhang, Jie Zhou, Zhien Li, Huiqing You, Feng Yao, Zhenyu Zhao</i>	
Scalable and Asynchronous Differential Checkpointing for Intermittently Powered Devices .....	45
<i>Youngbin Kim, Yoojin Lim</i>	
An Adaptive Sparse Matrix Compression CIM Accelerator Based on 256Kb SOT-MRAM for Downlink Massive MIMO Communications .....	54
<i>Liangchen Li, Jianxin Wu, Changyu Li, Liang Zhang, Anyang Yu, Junda Zhao, Zhaohao Wang, Chengyuan Sun, Kaihua Cao, Hongxi Liu, Wang Kang, He Zhang, Weisheng Zhao</i>	
HLSDebugger: Identification and Correction of Logic Bugs in HLS Code with LLM Solutions .....	63
<i>Jing Wang, Shang Liu, Yao Lu, Zhiyao Xie</i>	
Hyle: An HLS Framework for Hyperdimensional Computing Accelerators on FPGAs .....	72
<i>Caio Vieira, Antonio Carlos Schneider Beck</i>	
TREX-F: TRustability of Electronics Using X-ray Based Fingerprinting.....	81
<i>Tishya Sarma Sarkar, Shuvodip Maitra, Abhishek Chakraborty, Sarani Bhattacharya, Debdeep Mukhopadhyay</i>	
Squat: Quant Small Language Models on the Edge .....	90
<i>Xuan Shen, Peiyan Dong, Zhenglun Kong, Yifan Gong, Changdi Yang, Zhaoyang Han, Yanyue Xie, Lei Lu, Cheng Lyu, Chao Wu, Yanzhi Wang, Pu Zhao</i>	
Everything Depends on Your Hammer: A Systematic Rowhammer Attack Exploration on SPHINCS+ .....	99
<i>S. G. Shoaib Ahamed, Mrityunjay Shukla, Khushang Singla, Sayandeep Saha</i>	
RSizing: Robust Bayesian Optimization for Analog Circuit Sizing Under Process Variations .....	108
<i>Jindong Tu, Yapeng Li, Peng Xu, Tuo Li, Guoqing Li, Zushuai Xie, Bei Yu, Tinghuan Chen</i>	
SAGE: Saliency-Aware Grouping for Efficient Mapping of LLMs on Analog Compute-in-Memory.....	116
<i>Yayue Hou, Zhenyu Liu, Garrett Gagnon, Hsinyu Tsai, Kaoutar El Maghraoui, Geoffrey W. Burr, Liu Liu</i>	

Automated Design Space Exploration in High-Level Physical Synthesis.....	125
<i>Linfeng Du, Jiawei Liang, Jason Lau, Yuze Chi, Yutong Xie, Chunyou Su, Afzal Ahmad, Zifan He, Jake Ke, Jinming Ge, Jason Cong, Wei Zhang, Licheng Guo</i>	
A Unified Design Flow for Homogeneous and Heterogeneous 3D Integration with Fine-Pitch Hybrid Bonding.....	134
<i>Gyumin Kim, Heechun Park</i>	
Simulation Framework and Optimization of Superconducting Transmon-Tunable Coupler-Transmon System for Qudit Gates .....	143
<i>Ferris Prima Nugraha, Yuhan Huang, Jiacheng Liu, Qiming Shao</i>	
Leaks Beyond Bits: Deep Learning-Assisted Side-Channel Attacks on Hyperdimensional Computing Accelerators .....	151
<i>Brojogopal Sapui, Mehdi B. Tahoori</i>	
VeriRL: Boosting the LLM-Based Verilog Code Generation Via Reinforcement Learning.....	160
<i>Fu Teng, Miao Pan, Xuhong Zhang, Zhezhi He, Yiyao Yang, Xinyi Chai, Mengnan Qi, Liqiang Lu, Jianwei Yin</i>	
Tasa: Thermal-Aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference .....	169
<i>Siyuan He, Peiran Yan, Yandong He, Youwei Zhuo, Tianyu Jia</i>	
SERA-Float: A Soft Error Resilient Approximate Floating-Point Computing Format.....	178
<i>Vishesh Mishra, Marcello Traiola, Angeliki Kritikakou, Olivier Sentieys, Urbi Chatterjee</i>	
Parallel Non-Integer Multiple-Cell-Height Node Remapping.....	187
<i>Zong-Han Wu, Bo-Ying Huang, Yu-Chen Chen, Yao-Wen Chang</i>	
Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing.....	196
<i>Thorben Schey, Khaled Karoonlatifi, Michael Weyrich, Andrey Morozov</i>	
Software-Style Hardware Debugging: A Hardware Generation, Simulation and Debugging Framework.....	205
<i>Weiran Liu, Shixuan Chen, Chun Yang, Xianhua Liu</i>	
RIROS: A Parallel RTL Fault Simulation FRamework with TwO-Dimensional Parallelism and Unified Schedule .....	214
<i>Jiaping Tang, Jianan Mu, Zizhen Liu, Ge Yu, Tenghui Hua, Bin Sun, Silin Liu, Jing Ye, Huawei Li</i>	
Capacitance Extraction Via Machine Learning with Application to Interconnect Geometry Exploration .....	223
<i>Cheng-Yu Tsai, Suwan Kim, Sung-Kyu Lim</i>	
GAIA: Glass-Aware I/O Middleware .....	232
<i>Hung-Yuna Chen, Chun-Feng Wu, Yuna-Hao Chang, David Hung-Chang Du</i>	
MIRAGE: Microarchitectural Footprints for Detecting Adversarial Attacks in One-Shot Inference.....	241
<i>Soumi Chatterjee, Debadrita Talapatra, Nimish Mishra, Aritra Hazra, Debdeep Mukhopadhyay</i>	
AI Analog Circuit Design Agents : On Knowledge Extraction and Transfer with Knowledge Graphs .....	250
<i>Karthik Somayaji N. S, Peng Li</i>	

COPA: A Congestion-Oriented Pin Assignment Framework for Intra-Block Physical Design Optimization.....	259
<i>Shu-Yi Tsai, Yu-Guang Chen, Kun-Min Chen, Sheng-Bing Ke, Chung-Hui Hsieh, Chih-Wei Lin, Mango Chia-Tso Chao</i>	
Automatic Design for Modular Microfluidic Routing Blocks.....	268
<i>Philipp Ebner, Maria Emmerich, Eric Safai, Aniruddha Paul, Mathieu Odijk, Joshua Loessberg-Zahl, Robert Wille</i>	
Unveiling the Mask: Trusted Semiconductor Manufacturing Through Wafer-Level Mask-Set Attestation .....	275
<i>Suraag Sunil Tellakula, Ching-Yi Chang, Matthew Nigh, Christos Vasileiou, John Carulli, Yiorgos Makris</i>	
SpecMamba: Accelerating Mamba Inference on FPGA with Speculative Decoding.....	284
<i>Linfeng Zhong, Songqiang Xu, Hui Feng Wen, Tong Xie, Qingyu Guo, Yuan Wang, Meng Li</i>	
G-Contour: GPU Accelerated Contour Tracing for Large-Scale Layouts .....	293
<i>Shuo Yin, Jiahao Xu, Jiayi Jiang, Mingjun Li, Yuzhe Ma, Tsung-Yi Ho, Bei Yu</i>	
CoP&R: Co-Optimizing Place-and-Route for Standard Cell Layout Via MCTS and AILSAT .....	302
<i>Yen-Ju Su, Jiun-Cheng Tsai, Hsuan-Ming Huang, Aaron C.-W. Liang, Han-Ya Tsai, Wei-Min Hsu, Jen-Hang Yang, Charles H.-P. Wen</i>	
MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging .....	311
<i>Jinwei Tang, Jiayin Qin, Nuo Xu, Pragnya Sudershan Nalla, Yu Cao, Yang Katie Zhao, Caiwen Ding</i>	
Waferscale Silicon Photonics Systems: A Cost-Benefit Analysis and Optimization .....	320
<i>Robert Bao, Zongrui Cai, Shuangliang Chen, Ajay Joshi, Darius Bunandar, Rakesh Kumar</i>	
Twill: Scheduling Compound AI Systems on Heterogeneous Mobile Edge Platforms .....	329
<i>Zain Taufique, Aman Vyas, Antonio Miele, Pasi Liljeberg, Anil Kanduri</i>	
VLSI Design and Experimental Demonstration of Photonic Interposers in Thin-Film Lithium Niobate .....	338
<i>Georgios Kyriazidis, Aristotelis Tsekouras, John Davis, Vasilis F. Pavlidis, Gage Hills</i>	
VeriOpt: PPA-Aware High-Quality Verilog Generation Via Multi-Role LLMs .....	347
<i>Kimia Tasnia, Alexander Garcia, Tasnuva Farheen, Sazadur Rahman</i>	
Snake-3D: Differentiable Learning for Cross-Tier Logic Path Snaking Optimization in 3D ICs .....	356
<i>Yen-Hsiang Huang, Sung Kyu Lim</i>	
dyGRASS: Dynamic Spectral Graph Sparsification Via Localized Random Walks on GPUs.....	365
<i>Yihang Yuan, Ali Aghdaei, Zhuo Feng</i>	
DecoRTL: A Run-Time Decoding Framework for RTL Code Generation with LLMs .....	374
<i>Mohammad Akyash, Kimia Azar, Hadi Kamali</i>	
LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration .....	383
<i>Ismael Youssef, Hang Yang, Cong Hao</i>	
Energy-Efficient Multi-Operand XOR Logic-Based CIM Accelerator Using RRAM Technology .....	392
<i>Abhairaj Singh, Konstantinos Stavrakakis, Rajendra Bishnoi, Rajiv V. Joshi, Said Hamdioui</i>	

Non-Negative AdderNet: Algorithm-Hardware Co-design for Lightweight Defense of Adversarial Bit-Flip Attacks .....	399
<i>Yunxiang Zhang, Sabbir Ahmed, Abeer Matar A Almalky, Adnan Siraj Rakin, Wenfeng Zhao</i>	
JSA-CIM: A Joint-Sparse AdderNet Compute-In-Memory Accelerator for Energy-Efficient Edge AI Applications.....	407
<i>Omar Al Kailani, Yunxiang Zhang, Wenfeng Zhao</i>	
FlexTEE: Dynamically Enhancing Metadata Locality Through Affine Address Transformation for Heterogeneous & Secure AI Platforms.....	415
<i>Rakin Muhammad Shadab, Sanjay Gandham, Mingjie Lin</i>	
DIVE: Dynamic Information-Guided Variable Expansion for Deeper Analog Circuit Optimization .....	424
<i>Zhuohua Liu, Weilun Xie, Yuxuan Zhang, Chen Wang, Yuanqi Hu, Wei W. Xing</i>	
A Graph-Based Deep Reinforcement Learning Framework for Quantum Circuit Mapping with Look-Ahead Rewards and Biased Exploration.....	433
<i>Yueran Zhao, Kaiqi Li, Ziyang Guo, Jialin Zhang</i>	
BUFFALO: PPA-Configurable, LLM-based Buffer Tree Generation Via Group Relative Policy Optimization.....	442
<i>Hao-Hsiang Hsiao, Yi-Chen Lu, Sung Kyu Lim, Haoxing Ren</i>	
Half-Height Double-Row CFET Standard Cells for Area Optimized Placement in A7 CMOS Node .....	451
<i>Halil Kükner, Ji-Yung Lin, Sheng Yang, Lynn Verschueren, Jürgen Bömmels, Anita Farokhnejad, Maarten Van De Put, Odysseas Zografos, Naoto Horiguchi, Geert Hellings, Marie Garcia Bardon, Julien Ryckaert</i>	
Gotta Hash 'Em All! Accelerating Hash Functions for Zero-Knowledge Proof Applications .....	459
<i>Nojan Sheybani, Teng kai Gong, Anees Ahmed, Nges Brian Njungle, Michel Kinsy, Farinaz Koushanfar</i>	
Revisit Choice Network for Synthesis and Technology Mapping .....	468
<i>Chen Chen, Jiaqi Yin, Cunxi Yu</i>	
3D Acceleration for Mixture-Of-Experts and Multi-Head Attention Spiking Transformers with Dynamic Head Pruning .....	477
<i>Boxun Xu, Junyoung Hwang, Pruek Vanna-Iampikul, Yuxuan Yin, Sung Kyu Lim, Peng Li</i>	
NeuroPDE: A Neuromorphic PDE Solver Based on Spintronic and Ferroelectric Devices .....	486
<i>Siqing Fu, Lizhou Wu, Tiejun Li, Chunyuan Zhang, Sheng Ma, Jianmin Zhang, Yuhan Tang, Jixuan Tang</i>	
Opto-ViT: Architecting a Near-Sensor Region of Interest-Aware Vision Transformer Accelerator with Silicon Photonics.....	495
<i>Mehrdad Morsali, Chengwei Zhou, Deniz Najafi, Sreetama Sarkar, Pietro Mercati, Navid Khoshavi, Peter Beereel, Mahdi Nikdast, Gourav Datta, Shaahin Angizi</i>	
FPGA-CC: Confidential Containers for Virtualized FPGAs .....	504
<i>Ke Xia, Sheng Wei</i>	
Building Reasoning LLMs for Hardware Design Generation Via Function-Aligned Differentiated Revision.....	513
<i>Weimin Fu, Shijie Li, Kaichen Yang, Xuan Silvia Zhang, Yier Jin, Xiaolong Guo</i>	
e-Boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving.....	521
<i>Jiaqi Yin, Zhan Song, Chen Chen, Yaohui Cai, Zhiru Zhang, Cunxi Yu</i>	

CROP: Circuit Retrieval and Optimization with Parameter Guidance Using LLMs .....	530
<i>Jingyu Pan, Isaac Jacobson, Zheng Zhao, Tung-Chieh Chen, Guanglei Zhou, Chen-Chia Chang, Vineet Rashingkar, Yiran Chen</i>	
CIMWise: An IREE-Based End-To-End AI Compiler with Auto-Tuning for CIM Processors.....	539
<i>Bo Mai, Jin Wang, Zhen Zhai, Liang Zhang, Yufu Zhang, Longyang Lin</i>	
K-PACT: Kernel Planning for Adaptive Context Switching — A Framework for Clustering, Placement, and Prefetching in Spectrum Sensing .....	547
<i>H. Umut Suluhan, Jiahao Lin, Serhan Gener, Chaitali Chakrabarti, Umit Ogras, Ali Akoglu</i>	
MMPack: Multi-Mask Co-Design for Ultra-Large Wafer-Scale Package Integration.....	556
<i>Shanyi Li, Zhen Zhuang, Siyuan Liang, Bei Yu, Tsung-Yi Ho</i>	
HyperEF 2.0: Spectral Hypergraph Coarsening Via Krylov Subspace Expansion and Resistance- Based Local Clustering.....	565
<i>Hamed Sajadinia, Zhuo Feng</i>	
No Redundancy, No Stall: Lightweight Streaming 3D Gaussian Splatting for Real-Time Rendering.....	574
<i>Linye Wei, Jiajun Tang, Fan Fei, Boxin Shi, Runsheng Wang, Meng Li</i>	
GROOT: Graph Edge Re-Growth and Partitioning for the Verification of Large Designs in Logic Synthesis.....	583
<i>Kiran Thorat, Hongwu Peng, Yuebo Luo, Xi Xie, Shaoyi Huang, Amit Hasan, Jiahui Zhao, Yingjie Li, Zhijie Shi, Cunxi Yu, Caiwen Ding</i>	
Quantum State Preparation Based on LimTDD .....	592
<i>Xin Hong, Chenjian Li, Aochu Dai, Sanjiang Li, Shenggang Ying, Mingsheng Ying</i>	
AccelStack: A Cost-Driven Analysis of 3D-Stacked LLM Accelerators.....	600
<i>Chen Bai, Xin Fan, Zhenhua Zhu, Wei Zhang, Yuan Xie</i>	
MASIM: An Energy-Efficient Multi-Array Scheduler for SIMD Logic-in-Memory Architectures.....	609
<i>Xingyue Qian, Chen Nie, Zhezhi He, Weikang Qian</i>	
Continuous On-Chip Learning in Neural Networks Using SOT-MRAM Based CIM Architectures .....	618
<i>Anubha Sehgal, Sandeep Soni, Sumit Diware, Alok Kumar Shukla, Sourajeet Roy, Rajendra Bishnoi</i>	
CacheGuardian: A Timing Side-Channel Resilient LLC Design.....	626
<i>Ziang Zhou, Qi Zhu, Hao Lan, Hui Feng Zhu, Wei Yan, Chenglu Jin, Xuejun An, Xiaochun Ye</i>	
Self-Error Detection and Correction Techniques for Reliable and Efficient Selector-Only Memory.....	635
<i>Hyunjun Lee, Joon-Sung Yang</i>	
OA-LAMA: An Outlier-Adaptive LLM Inference Accelerator with Memory-Aligned Mixed- Precision Group Quantization .....	644
<i>Huangxu Chen, Yingbo Hao, Yi Zou, Xinyu Chen</i>	
Quantitative Cost Model and Cost Optimization Methods for Multi-Technology-Node Architecture.....	653
<i>Qimin Yuan, Kai Huang, Xiaowen Jiang, Dongliang Xiong</i>	
SiGNoR: Similarity-Based Graph Partitioning and Node Reuse for Memory Efficient GNN Acceleration.....	662
<i>Seung-Eon Hwang, Hyeon Gwon Kim, Dongwoo Lew, Jongsun Park</i>	

ASTRA: Automatic Sizing of Transistors with Reasoning Agents.....	671
<i>Wei W. Xing, Baowen Ou, Yuxuan Zhang, Zhuohua Liu, Yuanqi Hu</i>	
Enabling Decoder-Only Language Model Inference on a CNN Accelerator.....	680
<i>Seongwoo Choi, Hyunsu Moh, Changjae Yi, Joon Choi, Soonhoi Ha</i>	
Ultra Energy-Efficient Butterfly Counting in Bipartite Networks Via Algorithm-Architecture Co-Optimization.....	689
<i>Haiyang Liu, Xueyan Wang, Jianlei Yang, Xiaotao Jia, Gang Qu, Weisheng Zhao</i>	
Rhea: A Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems.....	698
<i>Davide Zoni, Andrea Galimberti, Adriano Guarisco</i>	
Efficient Analytical Placement Algorithm with Hybrid Fence Region Constraints Using Non-Newtonian Fluid Model.....	707
<i>Jai-Ming Lin, Hung-Wei Hsu, Tan Huang, Chen-Fa Tsai, De-Shiun Fu, Shih-Cheng Huang</i>	
Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices .....	716
<i>Dongho Yoon, Gungyu Lee, Jaewon Chang, Yunjae Lee, Dongjae Lee, Minsoo Rhu</i>	
Coflex: Enhancing HW-NAS with Sparse Gaussian Processes for Efficient and Scalable DNN Accelerator Design .....	725
<i>Yinhui Ma, Tomomasa Yamasaki, Zhehui Wang, Tao Luo, Bo Wang</i>	
Energy-Efficient Accelerator for Scalable Point Transformer Networks with Reduced Data Access .....	734
<i>Hyunsung Yoon, Jehun Lee, Jae-Joon Kim</i>	
Open3DFlow: An Open-Source EDA Platform for 3D Chip Design with AI Enhancement.....	743
<i>Yifei Zhu, Dawei Feng, Zhenxuan Luan, Lei Ren, Weiwei Chen, Zhangxi Tan</i>	
Target Circuit Matching in Large-Scale Netlists Using GNN-Based Region Prediction .....	752
<i>Sangwoo Seo, Jimin Seo, Yoonho Lee, Donghyeon Kim, Hyejin Shin, Banghyun Sung, Chanyoung Park</i>	
LsCMM-H: A TCO-Optimized Hybrid CXL Memory Expansion Architecture with Log Structure .....	761
<i>Xingyu Chen, Xiangrui Zhang, Sirui Peng, Zhiwang Guo, Haidong Tian, Xiankui Xiong, Xiaoyong Xue, Xiaoyang Zeng</i>	
SparCIM: A Heterogeneous CIM-Based Accelerator for Large Language Models with Contextual and Unstructured Bit Sparsity.....	768
<i>Xingyu Xu, Yuan Song, Bo Hu, Peng Zheng, Zihan Zou, Xin Si, Bo Liu</i>	
(Invited) Generalized GPU-Accelerated Dynamic Programming with Application to Mixed-Cell-Height Detailed Placement .....	777
<i>Da-Wei Huang, Shao-Yun Fang, Wen-Hao Liu</i>	
Invited Paper - Connecting the D.O.T.S.: Design of Fluidic Circuit Boards for multi-OoC Platforms Using CAD Tools for Standardization.....	786
<i>Laurens Spoelstra, Marlize Kramer, Jasper Rietveld, Joshua Loessberg-Zahl, Loes Segerink</i>	
The Munich Microfluidics Toolkit: Design Automation and Simulation Tools for Microfluidic Devices .....	793
<i>Robert Wille, Philipp Ebner, Maria Emmerich, Michel Takken</i>	
Invited Paper: Liquid Computing: Towards Programmable Microfluidics .....	801
<i>Luca Pezzarossa, Joel August Vest Madsen, Alexander Marc Collignon, Jan Madsen</i>	

Diffusion-Model-Enhanced Layout Pattern Generation for Sub-3nm DFM .....	808
<i>Guanglei Zhou, Chen-Chia Chang, Junyao Zhang, Jingyu Pan, Yiran Chen</i>	
LLM4Verilog: Building Large-Scale, High-Quality Data Infrastructure for Verilog Code Generation Via Community Efforts .....	815
<i>Zhongzhi Yu, Chaojian Li, Yongan Zhang, Mingjie Liu, Nathaniel Pinckney, Wenfei Zhou, Rongjian Liang, Haoyu Yang, Haoxing Ren, Yingyan Celine Lin</i>	
Invited Paper: Unitho: A Unified Multi-Task Framework for Computational Lithography .....	824
<i>Qian Jin, Yumeng Liu, Yuqi Jiang, Qi Sun, Cheng Zhuo</i>	
Invited Paper: LLM-Enhanced GPU-Optimized Physical Design at Scale .....	833
<i>Yi-Chen Lu, Hao-Hsiang Hsiao, Haoxing Ren</i>	
Invited Paper: BitMedViT: Ternary-Quantized Vision Transformer for Medical AI Assistants on the Edge.....	840
<i>Mikolaj Walczak, Uttej Kallakuri, Edward Humes, Xiaomin Lin, Tinoosh Mohsenin</i>	
Invited Paper: Mindful AI for Pervasive Health and Wellbeing (PHW).....	847
<i>Hamidreza Alikhani, Anil Kanduri, Pasi Liljeberg, Amir M. Rahmani, Nikil Dutt</i>	
Invited Paper: Feature-To-Classifer Co-Design for Mixed-Signal Smart Flexible Wearables for Healthcare at the Extreme Edge .....	855
<i>Maha Shatta, Konstantinos Balaskas, Paula Carolina Lozano Duarte, Georgios Panagopoulos, Mehdi B. Tahoori, Georgios Zervakis</i>	
Prompt, Fab, Flex: Agentic LLMs for Flexible Electronics Design .....	864
<i>Farshad Firouzi, Bahar Farahani, Polykarpos Vergos, Deepesh Sahoo, Nathaniel Bleier, Krishnendu Chakrabarty</i>	
Invited Paper: Optimizing Privacy-Preserving Primitives to Support LLM-Scale Applications.....	873
<i>Yaman Jandali, Ruisi Zhang, Nojan Sheybani, Farinaz Koushanfar</i>	
(Invited) FENIX: Flexible and Efficient Hybrid HE/MPC Acceleration with Near-Memory Processing.....	882
<i>Tengyu Zhang, Chenqi Lin, Jiangrui Yu, Yi Chen, Shuwen Deng, Meng Li</i>	
Network and Compiler Optimizations for Efficient Linear Algebra Kernels in Private Transformer Inference (Invited Paper).....	891
<i>Karthik Garimella, Negar Neda, Austin Ebel, Nandan Kumar Jha, Brandon Reagen</i>	
Invited Paper: Pushing SIMD Efficiency in Homomorphic Encryption for Machine Learning Via Pattern-Aware Ciphertext Encoding .....	901
<i>Ran Ran, Zhaoting Gong, Zhaowei Li, Wujie Wen</i>	
(Invited Paper) Overview of 2025 CAD Contest at ICCAD .....	910
<i>Chung-Kuan Cheng, Shao-Yun Fang, Yi-Yu Liu, Tsun-Ming Tseng</i>	
Invited Paper: 2025 ICCAD CAD Contest Problem A: Hardware Trojan Detection on Gate-Level Netlist .....	914
<i>Chung-Han Chou, Chih-Jen Jacky Hsu, Hung-Chun Chiu, Kai-Chiang Wu, Yu-Guang Chen, Zhuo Li</i>	
Invited Paper: 2025 ICCAD CAD Contest Problem B: Power and Timing Optimization Using Multibit Flip-Flop.....	919
<i>Sheng-Wei Yang, Jih-Wei Hsu, Yu-Hsuan Cheng, Chin-Fang Cindy Shen</i>	

Invited Paper: 2025 ICCAD CAD Contest Problem C: Incremental Placement Optimization Beyond Detailed Placement: Simultaneous Gate Sizing, Buffering, and Cell Relocation .....	925
<i>Yi-Chen Lu, Rongjian Liang, Wen-Hao Liu, Haoxing Ren</i>	
Invited: IEEE DATC RDF-2025: Enabling an EDA Research Ecosystem.....	928
<i>Vidya A. Chhabria, Amur Ghose, Vikram Gopalakrishnan, Andrew B. Kahng, Sayak Kundu, Yiting Liu, Zhiang Wang, Bing-Yue Wu</i>	
Invited Paper: CMOS 2.0 - Redefining the Future of Scaling.....	937
<i>Moritz Brunion, Navaneeth Kunhi Purayil, Francesco Dell'Atti, Sebastian Lam, Refik Bilgic, Mehdi Tahoori, Luca Benini, Julien Ryckaert</i>	
Invited Paper: Towards Generative AI for Analog and RF IC Design: from Spec to Layout.....	945
<i>Hyunsu Chae, Seunggeun Kim, Souradip Poddar, Xiaohan Gao, Sensen Li, David Z. Pan</i>	
(Invited Paper) AnaFlow: Agentic LLM-Based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing .....	954
<i>Mohsen Ahmadzadeh, Kaichang Chen, Georges Gielen</i>	
Invited Paper: Multi-Agent Generative Synthesis for Analog/RF Circuit: from Scalable Topology Generation to Efficient Inverse Design .....	961
<i>Shikai Wang, Qiufeng Li, Houbo He, Jian Gao, Zining Wang, Yu Sun, Xuan Zhang, Taiyun Chi, Weidong Cao</i>	
Invited Paper: End-To-end RFIC Topology Synthesis and Design Combining Reinforcement Learning and Inverse Design.....	970
<i>Kaushik Sengupta, Jonathan Zhou, Emir Ali Karahan, Juho Park</i>	
Invited Paper: Security Under the Lens: Vulnerabilities in In-Sensor Computing Systems.....	978
<i>Mashrafi Kajol, Wei Lu, Qiaoyan Yu</i>	
Invited Paper: Toward Secure In-Sensor Intelligence: Threats and Defenses in SNNs.....	985
<i>Archisman Ghosh, Swaroop Ghosh</i>	
Invited Paper: Rowhammer Mitigation by Approximate Computing: A Compressed Sensing Case Study.....	992
<i>Yuhang Hao, Yun Wu, Minmin Jiang, Máire O'Neill, Chongyan Gu</i>	
Invited Paper: Side Channel Vulnerability Analysis of Flexible Neuromorphic Circuits.....	1000
<i>Priyanjana Pal, Brojogopal Sapui, Mehdi B. Tahoori</i>	
Invited Paper: Hardware-Software Co-Design for Highly Optimized, Customized, and Reliable AI Systems.....	1007
<i>Jörg Henkel, Mehdi Tahoori, Heba Khdr, Hassan Nassar, Vincent Meyers, Deming Chen, Selin Yildirim, Yingbing Huang, Nirmal R. Saxena, Saurabh Hukerikar, Srivi Dhruvanarayan</i>	
Invited Paper: Circuit and Architecture Design with Emerging Computing Paradigms.....	1016
<i>Salim Ullah, Siva Satyendra Sahoo, Can Li, Chao Li, Liu Liu, Tomas Sousa Pereira, Bo Wen, Xunzhao Yin, Armin Darjani, Nima Kavand, Chakravarthy Bodla, Rupa Yashaswi Panduga, Aniruddh Holemadlu, Johannes Maly, Jonathan Förste, Samarth Vadia, Xiaobo Sharon Hu, Akash Kumar</i>	
Design of Machine Learning Accelerators as RISC-V Extensions Using an Open Source Tool Flow.....	1025
<i>Batuhan Sesli, Muhammad Sabih, Frank Hannig, Jürgen Teich</i>	

Building an Open CGRA Ecosystem for Agile Innovation .....	1034
<i>Rohan Juneja, Pranav Dangi, Thilini Kaushalya Bandara, Zhaoying Li, Dhananjaya Wijerathne, Li-Shiuan Peh, Tulika Mitra</i>	
Invited Paper: FEMU: An Open-Source and Configurable Emulation Framework for Prototyping TinyAI Heterogeneous Systems .....	1043
<i>Simone Machetti, Deniz Kasap, Juan Sapriza, Rubén Rodríguez Álvarez, Hossein Taji, José Miranda, Miguel Peón-Quirós, David Atienza</i>	
Invited Paper: CURE-Fuzz: Curiosity-Driven Reinforcement Learning for Agile Hardware Testing .....	1051
<i>Hanwei Fan, Ya Wang, Xiaofeng Zhou, Sicheng Li, Binguang Zhao, Yangdi Lyu, Jiang Xu, Wei Zhang</i>	
Invited Paper: APS: Open-Source Hardware-Software Co-Design Framework for Agile Processor Specialization .....	1060
<i>Youwei Xiao, Yuyang Zou, Yansong Xu, Yuhao Luo, Yitian Sun, Chenyun Yin, Ruifan Xu, Renze Chen, Yun Liang</i>	
Designing and Training Neural Networks for Analog In-Sensor Deployment: A Hardware-Aware Analysis .....	1069
<i>Mark Horton, Haoxuan Shan, James Kiessling, Huanrui Yang, Yiran Chen, Hai Helen Li</i>	
Neuromorphic Architectures for Scientific Computing: A Structural Characterization Case Study.....	1076
<i>M. L. Varshika, Jonathan Hollenbach, Nicolas Bohm Agostini, Ankur Limaye, Marco Minutoli, Vito Giovanni Castellana, Joseph Manzano, Anup Das, Mitra Taheri, Antonino Tumeo</i>	
Invited Paper: Synthesizing Analog & Mixed-Signal Floating-Gate Enabled Reconfigurable Fabrics Using Analog Standard Cells.....	1085
<i>Jennifer Hasler, Afolabi Ige, Linhao Yang, Pranav Mathews</i>	
Invited Paper: Analyzing the Robustness of Neuromorphic Computing in the Presence of Variability in Non-Volatile Memory .....	1092
<i>Andreia Podasca, Anup Das</i>	
Invited Paper: System and Technology Co-Optimization Framework for a Disaggregated System with Passive Die 2.5D Integration.....	1100
<i>Gauthaman Murali, Mudit Bhargava, Shairfe Salahuddin, Zhichao Chen, Archana Pandey, Srivatsa Rangachar Srinivasa, Prerna Budhkar, Ragh Kuttappa, Vinayak Honkote, Prashanth Sakthi, Myung-Hee Na, Tanay Karnik</i>	
AI-Driven Multi-Die Architecture Exploration .....	1107
<i>Tim Kogel, Holger Keding</i>	
Invited Paper: Resource Management on Heterogeneous Chiplets Systems.....	1111
<i>Wanli Chang, Yili Guo, Weijie Wang, Yaqi Yao, Fuyang Zhao, Yinjie Fang, Kuan Jiang, Liyun Shang</i>	
Invited Paper: Rapid Performance Evaluation and Optimized AI Inference for Heterogeneous Automotive Chiplets.....	1119
<i>Christoph Schorn, Axel Sauer, Marius Fischer, Ingo Feldner, Thomas Schamm, Falk Rehm</i>	
Revolution Or Hype? Seeking the Limits of Large Models in Hardware Design .....	1127
<i>Qiang Xu, Leon Stok, Rolf Drechsler, Xi Wang, Grace Li Zhang, Igor L. Markov</i>	
Differentiable Physical Optimization .....	1136
<i>Yufan Du, Zizheng Guo, Runsheng Wang, Yibo Lin</i>	

ChronoTE: Crosstalk-Aware Timing Estimation for Routing Optimization Via Edge-Enhanced GNNs.....	1145
<i>Leilei Jin, Rongliang Fu, Zhen Zhuang, Liang Xiao, Fangzhou Liu, Bei Yu, Tsung-Yi Ho</i>	
COTIA: Concolic Testing with Intelligent Agent.....	1154
<i>Yan Tan, Xiangchen Meng, Yangdi Lyu</i>	
SAFF: Scalable Acceleration of GNN-Based Machine Learning Force Fields Using Tensor-Aware Hardware for Molecular Simulation.....	1163
<i>Seohye Ha, Yunki Han, Taehwan Kim, Jiwan Kim, Junyoung Park, Gunhee Park, Lee-Sup Kim</i>	
ISO 26262-Aligned Functional Safety Verification Framework with Explainable Graph Neural Network.....	1172
<i>Yutao Sun, Jiehua Huang, Xiangping Liao, Zhijun Wang, Liping Liang</i>	
NSTherm: An Error-Bounded Network-Stochastic Fusion Thermal Simulator for Geometry-Adaptable Chiplets Via Diffeomorphic Mapping and Neural-Guided Variance Reduction .....	1181
<i>Yuan Meng, Yuyan Wang, Zhixuan Dong, Yonghan Luo, Changhao Yan, Keren Zhu, Zhaori Bi, Sheng-Guo Wang, Dian Zhou, Xuan Zeng</i>	
BMCFuzz: Hybrid Verification of Processors by Synergistic Integration of Bound Model Checking and Fuzzing .....	1190
<i>Shidong Shen, Jinyu Liu, Weizhi Feng, Fu Song, Zhilin Wu</i>	
DiffCCD: Differentiable Concurrent Clock and Data Optimization .....	1199
<i>Yuhao Ji, Yuntao Lu, Zuodong Zhang, Zizheng Guo, Yibo Lin, Bei Yu</i>	
Tensor Program Optimization for the RISC-V Vector Extension Using Probabilistic Programs .....	1208
<i>Federico Nicolás Peccia, Frederik Haxel, Oliver Bringmann</i>	
STAR: Improving Lifetime and Performance of High-Capacity Modern SSDs Using State-Aware Randomizer .....	1217
<i>Omin Kwon, Kyungjun Oh, Jaeyong Lee, Myungsuk Kim, Jihong Kim</i>	
SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity .....	1226
<i>Xingyang Li, Jie Jiang, Yu Feng, Yiming Gan, Jieru Zhao, Zihan Liu, Jingwen Leng, Minyi Guo</i>	
HyDra: SOT-CAM Based Vector Symbolic Macro for Hyperdimensional Computing.....	1235
<i>Md Mizanur Rahaman Nayan, Che-Kai Liu, Zishen Wan, Arijit Raychowdhury, Azad J Naeemi</i>	
When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing .....	1244
<i>Haoxiong Ren, Yangu He, Kwunhang Wong, Rui Bao, Ning Lin, Zhongrui Wang, Dashan Shang</i>	
How Do Errors Impact NN Accuracy on Non-Ideal Analog PIM? Fast Evaluation Via an Error-Injected Robustness Metric .....	1253
<i>Lidong Guo, Zhenhua Zhu, Qiushi Lin, Yuan Xie, Huazhong Yang, Wangyang Fu, Yu Wang</i>	
LLM-On-the-Palm: Mobile LLM Inference with PIM-Enhanced NAND Flash Memory .....	1262
<i>Hyunjin Kim, Sanghyeok Han, Jae-Joon Kim</i>	

SetupKit: Efficient Multi-Corner Setup/Hold Time Characterization Using Bias-Enhanced Interpolation and Active Learning.....	1271
<i>Junzhuo Zhou, Ziwen Wang, Haoxuan Xia, Yuxin Yan, Chengyu Zhu, Ting-Jung Lin, Wei Xing, Lei He</i>	
PPAAS: PVT and Pareto Aware Analog Sizing Via Goal-Conditioned Reinforcement Learning.....	1279
<i>Seunggeun Kim, Ziyi Wang, Sungyoung Lee, Youngmin Oh, Hanqing Zhu, Doyun Kim, David Z. Pan</i>	
QQ: is 2-Bit Enough? Exploiting Quantization to Enhance Computation and Memory Efficiency in Quantum Simulation.....	1288
<i>Hyoju Seo, Seokhyeon Lee, Yongtae Kim</i>	
GauPRE: A Pattern-Based Rendering Engine for Gaussian Splatting on Edge Device.....	1297
<i>Yuzheng Lin, Lizhou Wu, Chixiao Chen, Xiaoyang Zeng, Haozhe Zhu</i>	
CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits.....	1306
<i>Yu Chen, Yilun Zhao, Bing Li, He Li, Mengdi Wang, Yinhe Han, Ying Wang</i>	
RTPU: Unifying Non-Private and Private Inference with Reconfigurable Architecture .....	1315
<i>Fuping Li, Ying Wang, Yinghao Yang, Jingxuan Li, Yibo Du, Huawei Li, Yinhe Han, Hang Lu, Xiaowei Li</i>	
Discriminate Weight Approximation for Efficient DSP Packing in LLM Accelerators .....	1324
<i>Jun Li, Yangyijian Liu, Chang-Wei Shi, Mingyang Li, Wu-Jun Li</i>	
GenEDA: Towards Generative Netlist Functional Reasoning Via Cross-Modal Circuit Encoder-Decoder Alignment.....	1333
<i>Wenji Fang, Wang Jing, Yao Lu, Shang Liu, Zhiyao Xie</i>	
TOGGLE: Temporal Logic-Guided Large Language Model Compression for Edge.....	1342
<i>Khurram Khalil, Khaza Anuarul Hoque</i>	
QuickFlow: An Efficient Local Search Method to Map Convolutions on Spatial Architectures .....	1351
<i>Marco Ronzani, Cristina Silvano</i>	
Hummingbird: A Smaller and Faster Large Language Model Accelerator on Embedded FPGA.....	1360
<i>Jindong Li, Tenglong Li, Ruiqi Chen, Guobin Shen, Dongcheng Zhao, Qian Zhang, Yi Zeng</i>	
SpikeSynth: Energy-Efficient Adaptive Analog Printed Spiking Neural Networks .....	1369
<i>Priyanjana Pal, Alexander Studt, Tara Gheshlaghi, Michael Hefenbrock, Michael Beigl, Mehdi Tahoori</i>	
Versatile Rewiring and Concurrent Resynthesis for High-Quality Customized Optimization .....	1378
<i>Jiun-Hao Chen, Jie-Hong R. Jiang, Alan Mishchenko</i>	
GradMap: A Gradient-Descent Approach to Simultaneous Technology Mapping, Buffer Insertion, and Gate Sizing .....	1387
<i>Hsin-Ying Tsai, Chung-Kai Wu, Chih-Cheng Hsu, Jie-Hong R. Jiang</i>	
Closing the Gap: Advantages of Block-Level Over Gate-Level in 3D IC Design for Advanced Nodes.....	1396
<i>Min Gyu Park, Pruek Vanna-Iampikul, Sung Kyu Lim</i>	
LEAP: LLM Inference on Scalable PIM-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism .....	1405
<i>Yimin Wang, Yue Jiet Chong, Xuanyao Fong</i>	

Row-Column Hybrid Grouping for Fault-Resilient Multi-Bit Weight Representation on IMC Arrays .....	1414
<i>Kang Eun Jeon, Sangheum Yeon, Jinhee Kim, Hyeonsu Bang, Johnny Rhe, Jong Hwan Ko</i>	
P2P-Chiplet: Partition and Placement Co-Optimization for Multi-Chiplet Architecture .....	1423
<i>Qidie Wu, Jianguan Gu, Xuguang Yuan, Shaojun Wei, Shouyi Yin</i>	
H3D-LLM: Heterogeneous 3D Chiplet Design for LLM Inference with Dynamic Task Scheduling and Memory-Aware Orchestration .....	1432
<i>Hui Kou, Chenjie Xia, Jialin Yang, Liyi Li, Hao Cai, Xin Si, Bo Liu</i>	
TETRIS: On-Device Trainable Energy-Efficient FPGA Accelerator for Trustworthy and Real-Time Instance Segmentation.....	1441
<i>Seungil Lee, Juntae Park, Kwanghyun Koo, Gilha Lee, Sangbeom Jeong, Junoh Park, Hyun Kim</i>	
MuSTNet: SAT-Based Exact Multi-Stage Transistor Network Synthesis with Placement Awareness.....	1450
<i>Jiun-Cheng Tsai, Wei-Min Hsu, Kuei-Lin Wu, Hsuan-Ming Huang, Jen-Hang Yang, Heng-Liang Huang, Yen-Ju Su, Charles H.-P. Wen</i>	
VeriSAT: The Hardware Design of Modern SAT Solver .....	1458
<i>Yue Tao, Shaowei Cai</i>	
Uranus: Ultra-Efficient Acceleration Architecture for the Privacy Inference of Graph Neural Networks .....	1467
<i>Xicheng Xu, Yinghao Yang, Fuyao Liu, Xiaowei Li, Hang Lu</i>	
A Complete Modeling Methodology for Full-Chip Parasitic Extraction.....	1476
<i>Yipei Xu, Zhisheng Zeng, Qing He</i>	
BAGNet: A Boundary-Aware Graph Neural Network for SRAM Yield Analysis in Post-Layout Simulation .....	1485
<i>Haoyang Sang, Changhao Yan, Zhaori Bi, Keren Zhu, Xuan Zeng</i>	
PCBFormer: Understanding 3D Structure of RealWorld PCB Traces for S-Parameter Prediction .....	1494
<i>Taejin Paik, Jaemin Park, Taehee Kim, Daniel Hyunsuk Jung, Doyun Kim</i>	
ScanNow: A Scan Window-Based Sparse Matrix Multiplication Accelerator Design .....	1502
<i>Chaofang Ma, Lin Jiang, Zeyu Li, Hanwei Fan, Maolin Wang, Jiang Xu, Wei Zhang</i>	
Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors.....	1511
<i>Evgenii Rezunov, Niko Zurstraßen, Lennart M. Reimann, Rainer Leupers</i>	
Synthesis of Standard Cells of Minimum Delay .....	1520
<i>Sehyeon Chung, Hyunbae Seo, Taewhan Kim</i>	
Adaptive Pin Pattern Modification on Standard Cells Towards ECO Routing.....	1528
<i>Jaehoon Ahn, Sehyeon Chung, Taewhan Kim</i>	
BARQ: Boundary-Aware Regularized Training for Accurate Inference on Computing-in-Memory Accelerators with Low-Precision A/D Conversion .....	1537
<i>Tingrui Ren, Bi Wang, Liang Wang, Yuanfu Zhao</i>	
3D-MoE: Accelerating Multi-Expert Activated LLMs on 3D In/Near-Memory Computing Architecture Via Hybrid Parallelism .....	1546
<i>Xinyu Qu, Zehua Zhang, Runnan Xu, Yufei Ma</i>	

MM-CircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs.....	1555
<i>Chenchen Zhao, Zhengyuan Shi, Xiangyu Wen, Chengjie Liu, Yi Liu, Yunhao Zhou, Yuxiang Zhao, Hefei Feng, Yinan Zhu, Gwok-Waa Wan, Xin Cheng, Weiyu Chen, Yongqi Fu, Chujie Chen, Chenhao Xue, Ying Wang, Yibo Lin, Jun Yang, Ning Xu, Xi Wang, Qiang Xu</i>	
LP-Spec: Leveraging LPDDR PIM for Efficient LLM Mobile Speculative Inference with Architecture-Dataflow Co-Optimization.....	1564
<i>Siyuan He, Zhantong Zhu, Yandong He, Tianyu Jia</i>	
Designing with Deception: ML- and Covert Gate-Enhanced Camouflaging to Thwart IC Reverse Engineering.....	1573
<i>Junling Fan, David Koblah, Domenic Forte</i>	
EqMap: FPGA LUT Remapping Using E-Graphs.....	1582
<i>Matthew Hofmann, Berk Gokmen, Zhiru Zhang</i>	
FeNOMS: Enhancing Open Modification Spectral Library Search with In-Storage Processing on Ferroelectric NAND (FeNAND) Flash.....	1591
<i>Sumukh Pinge, Ashkan Moradifiroozabadi, Keming Fan, Prasanna Venkatesan Ravindran, Tanvir H. Pantha, Po-Kai Hsu, Zheyu Li, Weihong Xu, Zihan Xia, Flavio Ponzina, Winston Chern, Taeyoung Song, Priyanka Ravikumar, Mengkun Tian, Lance Fernandes, Huy Tran, Hari Jayasankar, Hang Chen, Chinsung Park, Amrit Garlapati, Kijoon Kim, Jongho Woo, Suhwan Lim, Kwangsoo Kim, Wanki Kim, Daewon Ha, Duygu Kuzum, Shimeng Yu, Sourav Dutta, Asif Khan, Tajana Rosing, Mingyu Kang</i>	
ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings.....	1600
<i>Xiaomeng Yang, Jian Gao, Yanzhi Wang, Xuan Zhang</i>	
ILP-Driven FPGA Multiplier Synthesis: A Scalable Framework for Area-Latency Co-Optimization.....	1609
<i>Shangshang Yao, Kunlong Li, Li Shen</i>	
SO3-Cell: Standard Cell Layout Automation Framework for Simultaneous Optimization of Topology, Placement, and Routing.....	1618
<i>Chung-Kuan Cheng, Andrew B. Kahng, Byeonggon Kang, Seokhyeong Kang, Jakang Lee, Bill Lin</i>	
Optimizing SFQ Circuit Design: A Timing-Driven Framework for Performance-Constrained Area Minimization.....	1627
<i>Robert S. Aviles, Rassul Bairamkulov, Ziyu Liu, Peter A. Beerel</i>	
CarbonClarity: Understanding and Addressing Uncertainty in Embodied Carbon for Sustainable Computing.....	1636
<i>Xuesi Chen, Leo Han, Anvita Bhagavathula, Udit Gupta</i>	
Revisiting Noise-Adaptive Transpilation in Quantum Computing: How Much Impact Does it Have?.....	1645
<i>Yuqian Huo, Jinbiao Wei, Christopher Kverne, Mayur Akewar, Janki Bhimani, Tirthak Patel</i>	
GPU Acceleration for Versatile Buffer Insertion.....	1654
<i>Yuan Pu, Yuhao Ji, Siying Yu, Zuodong Zhang, Zizheng Guo, Zhuolun He, Yibo Lin, David Pan, Bei Yu</i>	
MM-GRADE: A Multi-Modal EDA Tool Documentation QA Framework Leveraging Retrieval Augmented Generation.....	1663
<i>Yuan Pu, Zhuolun He, Shutong Lin, Jiajun Qin, Xinyun Zhang, Hairuo Han, Haisheng Zheng, Yuqi Jiang, Cheng Zhuo, Qi Sun, David Pan, Bei Yu</i>	

GenomeDPU: A Cost-Effective In-Memory Data Processing Unit for GPU-based Genome Analysis.....	1672
<i>Shouzhe Zhang, Zhuren Liu, Ruixiao Huang, Hui Zhao</i>	
VIRTUAL: Vector-Based Dynamic Power Estimation Via Decoupled Multi-Modality Learning.....	1681
<i>Yuntao Lu, Mingjun Wang, Yihan Wen, Boyu Han, Jianan Mu, Huawei Li, Bei Yu</i>	
3D DRC: Design Rule Checking for 3D IC with U-Net-based Non-Manhattan Optimization.....	1690
<i>Shunjie Chang, Youran Wu, Jianli Chen, Jun Yu, Kun Wang</i>	
ThermoPhoton: Fast 3D Thermal Simulation of Photonic Integrated Circuits Via Operator Learning.....	1699
<i>Weilong Guan, Li Huang, Yuxuan Lin, Yuchao Wu, Yeyu Tong, Yuzhe Ma</i>	
Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization.....	1707
<i>Yi Ren, Baokang Peng, Chenhao Xue, Kairong Guo, Yukun Wang, Guoyao Cheng, Yibo Lin, Lining Zhang, Guangyu Sun</i>	
DynVec: An End-To-End Framework for Efficient Vector-Dataflow Execution.....	1716
<i>Jiangnan Li, Xianfeng Cao, Kaixiang Zhu, Wenbo Yin, Lingli Wang</i>	
Wit-HW: Bug Localization in Hardware Design Code Via Witness Test Case Generation.....	1725
<i>Ruiyang Ma, Daikang Kuang, Ziqian Liu, Jiayi Zhang, Ping Fan, Guojie Luo</i>	
Perturbation-Efficient Zeroth-order Optimization for Hardware-friendly On-device Training.....	1734
<i>Qitao Tan, Sung-En Chang, Rui Xia, Huidong Ji, Chence Yang, Ci Zhang, Jun Liu, Zheng Zhan, Zhenman Fang, Zhuo Zou, Yanzhi Wang, Jin Lu, Geng Yuan</i>	
PLAIN: Leveraging High Internal Bandwidth in PIM for Accelerating Large Language Model Inference Via Mixed-Precision Quantization.....	1743
<i>Yiwei Hu, Fangxin Liu, Zongwu Wang, Yilong Zhao, Tao Yang, Li Jiang, Haibing Guan</i>	
M3: Mamba-Assisted Multi-Circuit Optimization Via Model-based RL with Effective Scheduling.....	1752
<i>Youngmin Oh, Jinje Park, Taejin Paik, Seunggeun Kim, Suwan Kim, Yoon Hyeok Lee, David Z. Pan</i>	
QUARK: Quantization-Enabled Circuit Sharing for Transformer Acceleration by Exploiting Common Patterns in Nonlinear Operations.....	1760
<i>Zhixiong Zhao, Haomin Li, Fangxin Liu, Yuncheng Lu, Zongwu Wang, Tao Yang, Li Jiang, Haibing Guan</i>	
EarDVFS: Environment-Adaptable RL-based DVFS for Mobile Devices.....	1769
<i>Jaehoon Kwak, Sangeun Oh, Jinkyu Lee, Insik Shin</i>	
Equivalent Lumped Element Model for Electromigration Considering Thermal Effects.....	1778
<i>Hengyi Zhu, Wenjie Zhu, Tianshu Hou, Zhigang Ji, Runsheng Wang, Min Tang, Hai-Bao Chen</i>	
Clay: High-Level ASIP Framework for Flexible Microarchitecture-Aware Instruction Customization.....	1787
<i>Weijie Peng, Youwei Xiao, Yuyang Zou, Zizhang Luo, Yun Liang</i>	
SubtreeLU: High-Performance Parallel Sparse LU Factorization for Circuit Simulation.....	1796
<i>Jiawen Cheng, Yibin Zhang, Wenjian Yu</i>	
Towards Accurate Characterization of In-Memory Computing Non-Idealities: A Physics & Data Co-Driven Generative Framework.....	1804
<i>Jing Kou, Guangyao Wang, Saiya Wang, Yuexi Lv, Liang Zhang, Chenglin Yu, Xinghao Cui, Yulong Liu, Wei. W Xing, Wang Kang</i>	

MoE-OPU: An FPGA Overlay Processor Leveraging Expert Parallelism for MoE-based Large Language Models .....	1813
<i>Shaoqiang Lu, Yangbo Wei, Junhong Qian, Chen Wu, Xiao Shi, Lei He</i>	
WROXIM: A Network-Level Simulation Platform for Wavelength-Routed Optical Networks-on-Chip .....	1822
<i>Jeng-De Chang, Zhidan Zheng, Liaoyuan Cheng, Liu-Xuan-Wei Zhang, Tsun-Ming Tseng, Ing-Chao Lin, Ulf Schlichtmann</i>	
Optimal Selection and Placement of Voltage Regulators in 2.5D Heterogeneously Integrated Systems.....	1831
<i>Hangyu Zhang, Divya Yogi, Ramesh Harjani, Sachin S. Sapatnekar</i>	
STMC: Small-Tile Multiple-Copy Compilation for Reliable Measurement-Based Quantum Computing.....	1840
<i>Rongchao Dong, Zewei Mo, Yingheng Li, Aditya Pawar, Jun Yang, Youtao Zhang, Xulong Tang</i>	
NUA-Timer: Pre-Synthesis Timing Prediction Under Non-Uniform Input Arrival Times.....	1849
<i>Ziyi Wang, Fangzhou Liu, Tsung-Yi Ho, David Z. Pan, Bei Yu</i>	
RePM: Reconfigurable Elastic Computing for Polynomial Multiplier with Hybrid NTT Algorithm .....	1858
<i>Sizhao Li, Chenyu Zhai, Xinhua Wang, Zhujun Guo, Shan He, Donghui Guo</i>	
Robin: RWKV Accelerator Using Block Circulant Matrices Based on FPGA.....	1867
<i>Zeyu Li, Shangkun Li, Chuyi Dai, Chaofang Ma, Jiawei Liang, Xin Li, Wei Zhang</i>	
SOME: Symmetric One-Hot Matching Elector — a Lightweight Microsecond Decoder for Quantum Error Correction.....	1876
<i>Xinyi Guo, Geguang Miao, Shinichi Nishizawa, Hiromitsu Awano, Shinji Kimura, Takashi Sato</i>	
FabThink: A Wafer Analysis Multimodal LLM Via Chain-Of-Thought-Driven Retrieval Augmentation .....	1885
<i>Yuqi Jiang, Qian Jin, Xudong Lu, Jinyuan Deng, Hao Geng, Hanming Wu, Qi Sun, Cheng Zhuo</i>	
Differentiable Timing-Driven FPGA Placement with Smooth Optimization and ML-Based Delay Calibration.....	1894
<i>Yu-Kang Lin, Zhili Xiong, David Z. Pan</i>	
Tenpura: A General Transient Fault Evaluation and Scope Narrowing Platform for Ultra-Fast Reliability Analysis .....	1903
<i>Quan Cheng, Huizi Zhang, Chien-Hsing Liang, Mingtao Zhang, Jing-Jia Liou, Jinjun Xiong, Longyang Lin, Masanori Hashimoto</i>	
H3D: Heterogeneous Resources Aware Global Router for Face-To-Face Bonded 3D ICs .....	1912
<i>Yuxuan Zhao, Feng Gu, Siting Liu, Peiyu Liao, Bei Yu</i>	
CoXplorer: Multi-Staged Co-Exploration Framework for AI Model Compression and Accelerator Design.....	1921
<i>Songchen Ma, Junyi Wu, Yonghao Tan, Pingcheng Dong, Peng Luo, Di Pang, Yu Liu, Xuejiao Liu, Luhong Liang, Kwang-Ting Cheng, Fengbin Tu</i>	
Pathfinder: Constructing Cycle-Accurate Taint Graphs for Analyzing Information Flow Traces.....	1930
<i>Katharina Ceesay-Seitz, Flavien Solt, Alexander Klukas, Kaveh Razavi</i>	

DevTrace: Lightweight Plug-In Design for PCIe Transaction Tracing in Edge Intelligence Workloads.....	1939
<i>Zhibai Huang, Kailiang Xu, Zhixiang Wei, Yinghao Deng, Chen Chen, Yun Wang, Fangxin Liu, Mingyuan Xia, Zhengwei Qi</i>	
SiST: Token Similarity and Sparsity Aware Optimization for Transformers on FPGA.....	1948
<i>Yifan Zhang, Hongji Wang, Genhao Zhang, Jianli Chen, Jun Yu, Kun Wang</i>	
H <sup>2</sup> EAL: Hybrid-Bonding Architecture with Hybrid Sparse Attention for Efficient Long-Context LLM Inference .....	1957
<i>Zizhuo Fu, Xiaotian Guo, Wenxuan Zeng, Shuzhang Zhong, Yadong Zhang, Peiyu Chen, Runsheng Wang, Le Ye, Meng Li</i>	
Ultrafast Density Gradient Accumulation in 3D Analytical Placement with Divergence Theorem .....	1966
<i>Peiyu Liao, Yuxuan Zhao, Siting Liu, Bei Yu</i>	
LMLitho: A Large Vision Model-Driven Lithography Simulation Framework .....	1975
<i>Zhen Wang, Hongquan He, Tao Wu, Xuming He, Qi Sun, Cheng Zhuo, Bei Yu, Jingyi Yu, Hao Geng</i>	
DiSPlace: Diffusion-Sharing-Driven Transistor-Level Placement Beyond Standard-Cell Boundaries for DTCO .....	1984
<i>Keyu Peng, Yinuo Wu, Zhengzhe Zheng, Hao Gu, Ziran Zhu, Chao Wang, Jun Yang</i>	
FAB: Fast and Demand-Aware Bandwidth Allocation Method for Wavelength-Routed Optical Networks-on-Chip.....	1993
<i>Liaoyuan Cheng, Mengchu Li, Zhidan Zheng, Tsun-Ming Tseng, Ulf Schlichtmann</i>	
FRESCO: Efficient Subgraph Enumeration for Scalable Clustering in Heterogeneous CGRAs .....	2002
<i>Louis Coulon, Adham Ragab, Jason Anderson, Mirjana Stojilovic, Paolo lenne</i>	
When Semi-Supervised LVM Meets Frequency-Based Critical Layout Pattern Selection .....	2011
<i>Liuke Wang, Shenshuo Yao, Shihan Wang, Zhen Wang, Zicheng Huang, Jingyi Yu, Hao Geng</i>	
Semidefinite Programming-Based Decoupling Capacitor Placement for Power Distribution Network Optimization.....	2020
<i>Zong-Ying Cai, Wei-Han Mao, Yao-Wen Chang, Yang Lu, Jerry Bai, Bin-Chyi Tseng</i>	
HIPPO: A Hierarchy-Preserving and Noise-Tolerant Pre-HLS Power Modeling Framework for FPGA.....	2029
<i>Zefan Lin, Zedong Peng, Mingzhe Gao, Jieru Zhao, Zhe Lin</i>	
CorDBA: Corners Decoupled Bayesian Approach for Yield Optimization.....	2038
<i>Yue Zhang, Yunqi Li, Shichang Ye, Bojun Zhang, Jinkai Wang, Zhizhong Zhang, Peng Wang</i>	
Advanced Packaging Warpage Modeling with DeepONet-Based Operator Learning .....	2046
<i>Shao-Yu Lo, Che-Ming Chang, Yao-Wen Chang</i>	
EI-TR: A Versatile Exponential Integrator Framework for Transient Analysis of Generic Nonlinear Circuits .....	2055
<i>Hang Zhou, Zhenjie Lu, Quan Chen</i>	
Performance-Driven Pre-Assignment Routing for High-Speed Package Designs .....	2064
<i>Shao-Hsiang Chen, Zeng-Wei Chen, Po-Jen Lin, Hung-Jen Hsu, Hsin-Ying Lin, Yung-Hsiang Chuang, Huang-Yu Chen, Jim Chang, Yao-Wen Chang</i>	

SCArmor: Layer-Bit Joint Hardening with a Fast Genetic Optimization for Cost-Efficient and High-Reliable SC-DCNN Circuits .....	2073
<i>Jihe Wang, Yulu Liu, Yubin Zhang, Danghui Wang</i>	
CIMTester: An Agile Golden-Result-Free BIST Compiler for Robust Compute-In-Memory .....	2082
<i>Wenjie Ren, Meng Wu, Mingxuan Li, Peiyu Chen, Tianyu Jia, Le Ye</i>	
IncreGPUSTA: GPU-Accelerated Incremental Static Timing Analysis for Iterative Design Flows .....	2091
<i>Haichuan Liu, Zizheng Guo, Runsheng Wang, Yibo Lin</i>	
SNO: Securing Network Function Offloading on FPGA-Based SmartNICs in Untrusted Clouds .....	2100
<i>Yunkun Liao, Jingya Wu, Wenyan Lu, Hang Lu, Xiaowei Li, Guihai Yan</i>	
DANCE: Dual-Side Agile N:M Sparse Compressed Digital CiM Accelerator for Efficient Compound AI .....	2109
<i>Zhonghao Chen, Hongtao Zhong, Jianhe Deng, Mulin Shi, Yongpan Liu, Huazhong Yang, Xueqing Li</i>	
Constraints-Aware Adaptive Routing with Hybrid Waveguides for Photonic Integrated Circuits .....	2118
<i>Yuchao Wu, Xiaofei Yu, Xianyi Feng, Yeyu Tong, Yuzhe Ma</i>	
An Efficient Routing Optimization Framework for Silicon-Based Spin-Qubit Devices .....	2126
<i>Ching-Yao Huang, Wai-Kei Mak</i>	
Optimizing Memory Latency and Bandwidth of Spiking Neural Network Accelerators on FPGA Via Sparse Hashing.....	2135
<i>Shadi Matinizadeh, M. L. Varshika, Anup Das</i>	
J2Place: A Multiphase Clocking-Oriented Length-Matching Placement for Rapid Single-Flux-Quantum Circuits .....	2144
<i>Rongliang Fu, Minglei Zhou, Huilong Jiang, Junying Huang, Xiaochun Ye, Tsung-Yi Ho</i>	
Transferable Parasitic Estimation Via Graph Contrastive Learning and Label Rebalancing in AMS Circuits .....	2152
<i>Shan Shen, Shenglu Hua, Jiajun Zou, Jiawei Liu, Jianwang Zhai, Chuan Shi, Wenjian Yu</i>	
DiffCkt: A Diffusion Model-Based Hybrid Neural Network Framework for Automatic Transistor-Level Generation of Analog Circuits.....	2161
<i>Chengjie Liu, Jiajia Li, Yabing Feng, Wenhao Huang, Weiyu Chen, Yuan Du, Jun Yang, Li Du</i>	
SPARTA: Spike-Aware Token Skipping Co-Optimization with Heterogeneous ReRAM-CIM Architecture for Spiking Transformer Acceleration .....	2170
<i>Pinfeng Jiang, Letian Wang, Yilong Fang, Yi Wang, Mingde Zhu, Xiangshui Miao, Xingsheng Wang</i>	
High-Resolution Full-Chip Thermal Resistance Extraction of BEOL Interconnects in 3-D ICs Considering Detailed Via Connectivity .....	2179
<i>Tianxiang Zhu, Qipan Wang, Yibo Lin, Runsheng Wang</i>	
CNOT Oriented Synthesis for Small-Scale Boolean Functions Using Spatial Structures of Parallelotopes .....	2188
<i>Qiang Zheng, Yongzhen Xu, Jiayi Zhang, Zhaofeng Su, Shenggen Zheng</i>	
A Precision-Steerable Electromigration Solver with Physics-Informed Adaptive Graph Partitioning.....	2197
<i>Zhaoyuan Liu, Haodong Lu, Jianli Chen, Jun Yu, Kun Wang</i>	

ApproxGNN: A Pretrained GNN for Parameter Prediction in Design Space Exploration for Approximate Computing .....	2206
<i>Ondrej Vlcek, Vojtech Mrazek</i>	
Circuit Folding: Scalable and Graph-Based Circuit Cutting Via Modular Structure Exploitation .....	2214
<i>Shuwen Kan, Yanni Li, Hao Wang, Sara Mouradian, Ying Mao</i>	
PIGen: Accelerating ReRAM Co-Design Via Generative Physics-Informed Modeling .....	2223
<i>Zihan Zhang, Marco Donato</i>	
Addressing Thermal Throttling in HBM .....	2232
<i>Gaurav Kothari, Kanad Ghose</i>	
BITLUME: Precision-Flexible Photonic Computing for Ultra-Fast and Energy-Efficient DNN Acceleration.....	2241
<i>Chengpeng Xia, Haibo Zhang, Hao Zhang, Yawen Chen, Amanda Susan Barnard</i>	
Adaptive Graph Learning for Efficient Thermal Analysis of Multi-Stacking Chiplet Systems Under Interface Variations.....	2250
<i>Ziyao Yang, Jingbo Sun, Vidya A. Chhabria, Yu Cao</i>	
CTDM: Resource-Efficient FPGA-Accelerated Simulation of Large-Scale NPU Designs .....	2259
<i>Hyunje Jo, Han-Sok Suh, Hyungseok Heo, Jinseok Kim, Hyunsung Kim, Boeui Hong, Jungju Oh, Sunghyun Park, Jinwook Oh, Sunghwan Jo, Kangwook Lee, Jae-Sun Seo</i>	
PATHE: A Privacy-Preserving Database Pattern Search Platform with Homomorphic Encryption.....	2268
<i>Xuan Wang, Minxuan Zhou, Gabrielle De Micheli, Yujin Nam, Sumukh Pinge, Augusto Vega, Tajana Rosing</i>	
Achieving Simultaneous Buffering and Steiner Tree Synthesis Via Harmonic Based Reinforcement Learning .....	2277
<i>Lin Chen, Yuxuan Li, Hu Ding</i>	
Tiny-Align: Bridging Automatic Speech Recognition and Large Language Model on Edge.....	2286
<i>Ruiyang Qin, Dancheng Liu, Gelei Xu, Amir Nassereldine, Zheyu Yan, Chenhui Xu, Yuting Hu, X. Sharon Hu, Jinjun Xiong, Yiyu Shi</i>	
3D CoSim: Coupled Operator Learning-Based Co-Simulator for Transferable 3D-IC Analysis .....	2295
<i>Youran Wu, Shunjie Chang, Jianli Chen, Jun Yu, Kun Wang</i>	
LLM-Augmented Multi-Modal Fusion for SoC Design Space Exploration .....	2304
<i>Donger Luo, Tianyi Li, Xinheng Li, Qi Sun, Cheng Zhuo, Bei Yu, Jingyi Yu, Hao Geng</i>	
Defense in the Reverse Fragment: RL-Based Partial Netlist Hardware Trojan Detection .....	2312
<i>Bolun Li, Chen Dong, Decheng Qiu, Mingzhi Chen, Yang Yang</i>	
LEAF: Lightweight and Efficient Hardware Accelerator for Signature Verification of FALCON.....	2319
<i>Samuel Coulon, Jinjun Xiong, Jiafeng Xie</i>	
Apollo: Automated Routing-Informed Placement for Large-Scale Photonic Integrated Circuits .....	2328
<i>Hongjian Zhou, Haoyu Yang, Nicholas Gangi, Zhaoran Rena Huang, Haoxing Ren, Jiaqi Gu</i>	
ExactMap: Enhancing Delay Optimization in Parallel ASIC Technology Mapping .....	2337
<i>Zhenxuan Xie, Lixin Liu, Tianji Liu, Evangeline F. Y. Young</i>	
Towards Multi-Objective Routing: A Novel Coreset-based Transfer Learning Framework .....	2346
<i>Xianglu Wang, Hu Ding</i>	

PAR-CIM: A Precise/Approximate Reconfigurable Digital CIM Macro with 0.35-4b Fractional Mixed-Bitwidth Quantization.....	2355
<i>Han Zhang, Zhenyu Xue, Wentu Yi, Tianshuo Bai, Lehao Tan, Jingcheng Gu, Weijie Ding, Wang Kang, Biao Pan</i>	
Hercules: Hardware accELerator for stoChastic schedULing in hETerogeneous Systems.....	2364
<i>Vairavan Palaniappan, Adam H. Ross, Amit Ranjan Trivedi, Debjit Pal</i>	
Accelerating Genome Alignment Pipeline with In-NAND Search Technology and Group Testing Techniques.....	2373
<i>Ming-Hsiang Tsai, Ming-Liang Wei, Chia-Chun Chien, Po-Hao Tseng, Yung-Chun Lee, Hsiang-Pang Li, Chia-Lin Yang</i>	
Secure Token Pruning Mechanism and Accelerator for Vision Transformer.....	2383
<i>Qiuran Li, Jingkui Yang, Fanjin Xu, Fei Zhang, Xingyu Zhang, Zhe Li, Jinjin Shao, Yaohua Wang</i>	
TickTockStack: In-Datapath Current Imbalance Elimination Using Clocked Differential Logic in a Voltage Stacked Vector Processor .....	2392
<i>Michal Andrzej Gorywoda, Wanyeong Jung</i>	
DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning .....	2401
<i>Zhengyuan Shi, Chengyu Ma, Ziyang Zheng, Lingfeng Zhou, Hongyang Pan, Wentao Jiang, Fan Yang, Xiaoyan Yang, Zhufei Chu, Qiang Xu</i>	
Enhancing Timing Closure Via Spatially Embedded Graph Transformer with Low Power/Area Overhead .....	2410
<i>Joonyoung Seo, Jonghyeon Nam, Howoo Jang, Yoonseok Jung, Seokhyeong Kang</i>	
MiCo: End-To-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI .....	2419
<i>Zijun Jiang, Yangdi Lyu</i>	
GeoFA: A Geometric Finite Automaton Engine for Efficient Layout Pattern Matching .....	2428
<i>Qingsheng Qiu, Ziwen Zheng, Boyu Shi, Chao Wang</i>	
Optimizing Neural Networks with Learnable Non-Linear Activation Functions Via Lookup-Based FPGA Acceleration.....	2437
<i>Mengyuan Yin, Benjamin Chen Ming Choong, Chuping Qu, Rick Siow Mong Goh, Weng-Fai Wong, Tao Luo</i>	
EPiCarbon: A Carbon Modeling Tool for Electro-Photonic Accelerators .....	2446
<i>Farbin Fayza, Cansu Demirkiran, Satyavolu Papa Rao, Darius Bunandar, Udit Gupta, Ajay Joshi</i>	
COBRA: Algorithm-Architecture Co-optimized Binary Transformer Accelerator for Edge Inference .....	2455
<i>Ye Qiao, Zhiheng Chen, Yian Wang, Yifan Zhang, Yunzhe Deng, Sitao Huang</i>	
Augmented Co-Simulation for Fast Functional and System-Level Verification of HLS Accelerators.....	2463
<i>Michele Fiorito, Serena Curzel, Fabrizio Ferrandi</i>	
SPIMA: Scalable and Cost-Efficient Sparse Matrix Multiplication Via Processing in DRAM Array .....	2472
<i>Tairali Assylbekov, Minsang Yu, Jaewoo Park, Mingon Kim, Seungsu Kim, Jongeun Lee</i>	
Leveraging GPU for Better Detailed Placement Quality.....	2480
<i>Chen-Han Lu, Wen-Hao Liu, Haoxing Ren, Ting-Chi Wang</i>	

A Geometry-Material Aware Point Cloud Transformer for Large-scale Unstructured Thermal Analysis in 2.5D ICs .....	2489
<i>Dekang Zhang, Dan Niu, Yichao Cao, Yichao Dong, Zhenya Zhou, Zhou Jin</i>	
Making the Best Switch: Encoding Strategy Management for Efficient TFHE Circuit Evaluation.....	2498
<i>Mingfei Yu, Gabrielle De Micheli, Giovanni De Micheli</i>	
ToMamba: Towards Token-Efficient Mamba Architecture on FPGA .....	2507
<i>Kejia Shi, Yue Cao, Yuhang Du, Jianli Chen, Jun Yu, Kun Wang</i>	
MF-MOR: Multi-Fidelity Model Order Reduction for Many-Port Linear Systems in Chip Power Modeling .....	2516
<i>Zhenjie Lu, Hang Zhou, Quan Chen</i>	
HRAMTran: A Hybrid-RAM Transformer Accelerator with Dynamic Sparsity Floating-Point CIM and Written-Back Transpose Array.....	2525
<i>Bojun Zhang, Jinkai Wang, Xianan Zhu, Ziyuan Guo, Zhengkun Gu, Kaili Zhang, Zhizhong Zhang, Kun Zhang, Weisheng Zhao, Yue Zhang</i>	
LCTMwalk: GPU-Accelerated Transient Thermal Simulation for Liquid-Cooled 2.5D/3D ICs Via Random Walks on Circuit Networks of Modified Compact Thermal Models.....	2534
<i>Zhixuan Dong, Yonghan Luo, Yuan Meng, Changhao Yan, Zhaori Bi, Keren Zhu, Sheng-Guo Wang, Dian Zhou, Xuan Zeng</i>	
From Concept to Practice: An Automated LLM-Aided UVM Machine for RTL Verification .....	2543
<i>Junhao Ye, Yuchen Hu, Ke Xu, Dingrong Pan, Qichun Chen, Jie Zhou, Shuai Zhao, Xinwei Fang, Xi Wang, Nan Guan, Zhe Jiang</i>	
Diff-DiT: Temporal Differential Accelerator for Low-bit Diffusion Transformers on FPGA .....	2552
<i>Shidi Tang, Pengwei Zheng, Ruiqi Chen, Yuxuan Lv, Bruno Da Silva, Ming Ling</i>	
HLSTester: Efficient Testing of Behavioral Discrepancies with LLMs for High-Level Synthesis .....	2561
<i>Kangwei Xu, Bing Li, Grace Li Zhang, Ulf Schlichtmann</i>	
LLM-Barber: Block-Aware Rebuilder for Sparsity Mask in One-Shot for Large Language Models.....	2570
<i>Yupeng Su, Ziyi Guan, Xiaoqun Liu, Tianlai Jin, Dongkuan Wu, Zhengfei Chen, Graziano Chesi, Ngai Wong, Hao Yu</i>	
HD-MoE: Hybrid and Dynamic Parallelism for Mixture-of-Expert LLMs with 3D Near-Memory Processing.....	2579
<i>Haochen Huang, Shuzhang Zhong, Zhe Zhang, Shuangchen Li, Dimin Niu, Hongzhong Zheng, Runsheng Wang, Meng Li</i>	
Accelerating Electro-Thermal Co-Analysis Via Coarse-to-Fine Physics-Informed Neural Networks.....	2588
<i>Xiao Dong, Songyu Sun, Xunzhao Yin, Zhou Jin, Zhiguo Shi, Cheng Zhuo</i>	
OptiRange: An Efficient ReRAM-Based PIM Accelerator with ADC Resolution Optimization .....	2597
<i>Sangkyu Jeon, Gisan Ji, Yeonggeon Kim, Youngjun Park, Sangyeon Kim, Sungju Ryu</i>	
GTA: GPU-Accelerated Track Assignment with Lightweight Lookup Table for Conflict Detection .....	2606
<i>Chunyuan Zhao, Jiarui Wang, Xun Jiang, Jincheng Lou, Yibo Lin</i>	
FACAM: Design and Optimization of a Compact Energy Efficient FeFET-Based Analog Content Addressable Memory.....	2615
<i>Jiahao Cai, Ann Franchesca Laguna, Zeyu Yang, Yuxiao Yang, Thomas Kämpfe, Zheyu Yan, Cheng Zhuo, Xunzhao Yin</i>	

A Parallel Analytical Legalization Algorithm Via Alternating Direction Method of Multipliers .....	2624
<i>Jaekyung Im, Seokhyeong Kang</i>	
R2T-Tiny: Runtime-Reconfigurable Throughput-Optimized TinyML for Hybrid Inference Acceleration on FPGA SoCs .....	2632
<i>Georgios Mentzos, Valentin Alexander Frey, Konstantinos Balaskas, Georgios Zervakis, Jörg Henkel</i>	
JitFilt: Mitigate Jitter-Based Side Channel Analysis Attacks .....	2641
<i>Darshana Jayasinghe, Yuanhua Zhong, Sri Parameswaran</i>	
Refinement Strategies for Any-Angle Package Routing with I/O Alignment Consideration .....	2650
<i>Yu-En Lin, Shao-Yun Fang, Yi-Yu Liu</i>	
PROFUZZ: Directed Graybox Fuzzing Via Module Selection and ATPG-Guided Seed Generation .....	2658
<i>Raghul Saravanan, Sudipta Paria, Aritra Dasgupta, Swarup Bhunia, Sai Manoj P D</i>	
LUT-HD: Accelerating Hyperdimensional Computing Inference Via Efficient Table Lookup .....	2667
<i>Haodong Lu, Da Tang, Xiqiong Bai, Zexu Zhang, Tianyi Zhou, Xinran Li, Kun Wang</i>	
Mitigating Resource Contention for Responsive On-Device Machine Learning Inferences.....	2676
<i>Minsung Kim, Jihoon Lee, Seongjin Chou, Whisoo Chung, Inwoo Kim, Woosung Kang, Hyosu Kim, Sangeun Oh, Hoon Sung Chwa, Kilho Lee</i>	
Routing-Aware Placement for Zoned Neutral Atom-based Quantum Computing.....	2685
<i>Yannick Stade, Wan-Hsuan Lin, Jason Cong, Robert Wille</i>	
SpectrePrefetch: Undermining Cache-Centric Secure Speculation with Modern Hardware Prefetchers .....	2694
<i>Fang Jiang, Fei Tong, Xiaoyu Cheng, Zhe Zhou, Hongyu Wang, Yuxing Mao</i>	
Promise: Property Mining for Sequential Synthesis.....	2703
<i>Jiahui Xu, Jordi Cortadella, Lana Josipovic</i>	

## **Author Index**