

2025 40th Conference on Design of Circuits and Integrated Systems (DCIS 2025)

**Santander, Spain
26-28 November 2025**

IEEE Catalog Number:
ISBN:

CFP25DCI-POD
979-8-3315-8092-6



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25DCI-POD
ISBN (Print-On-Demand):	979-8-3315-8092-6
ISBN (Online):	979-8-3315-8091-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

A Proof-Of-Concept ASIC RISC-V Based SoC for Industrial Applications	1
<i>Sara Alonso, Alejandro Arteaga, Leire Muguira, Carlos Cuadrado, Aitzol Zuloaga, Jaime Jiménez</i>	
<i>Jesús Lázaro, José Ignacio Gárate, José Angel Araujo, Victor Martínez, Unai Bidarte, Armando Astarloa</i>	
Performance Analysis of Convolution Function for IA Edge Computing Acceleration Using a 32-bit RISC-V CPU Implementation	7
<i>David Cantero, Alexander Ugena, Laura Sanz, Alejandro Arteaga, Armando Astarloa</i>	
RISCV-SLIC: Rust Software-Level Interrupt Controller for RISC-V Microcontrollers	13
<i>Román Cárdenas, Pedro Malagón, Patricia Arroba, Josué Pagán, José M. Moya</i>	
An Improved Discrete Time Amplifier-Less Potentiostat Architecture for Metabolic Sensing Applications	19
<i>Andrea Sannino, José I. Artigas, Aránzazu Otín</i>	
Learning to Sense Sustainably: RL-Based Control for Solar-Powered IoT Nodes	25
<i>Michel Justino Bai, Iñigo Adin Marcos, Markos Losada Gobantes</i>	
A Built-In CMOS Temperature Sensor for On-Chip Thermal Monitoring from 0°C to 100°C with a 0.137°C of Inaccuracy	31
<i>Abel Reyes Cubas, David Galante Sempere, Javier del Pino, Sunil Khemchandani</i>	
Electromagnetic Side-Channel Attack on a SoC-FPGA Fingerprint Recognition System	37
<i>Sergio Tejeda, Roberto Román, Rosario Arjona, Iluminada Baturone</i>	
Low Entropy Masking Protection Scheme for Ascon Cipher to Counteract Side-Channel Attacks	43
<i>E. Tena-Sánchez, F. E. Potestad-Ordóñez, M. Martín-González, A. Casado-Galán, A. J. Acosta</i>	
A Lightweight AES Peripheral for RISC-V Cores and IoT Applications	49
<i>Carlos Fernández-García, Carmen Baena Oliva, Pilar Parra Fernández, Carlos. J. Jiménez-Fernández</i>	
Electric Vehicle Emulator for Study as a Distributed Energy Resource	55
<i>Pilar Cano-Lozano, Enrique Personal, Diego Francisco Larios, Samuel Domínguez-Cid</i>	
<i>Juan Ignacio Guerrero, Carlos León</i>	
FPGA Architectures for Reliable Transmission of Pre-Stored Acoustic Signals in Underwater Localization Systems	61
<i>Santiago Murano, Martín Colombo, Carlos De Marziani, Rubén Nieto, Sofia Micaela Laskowski Orlandi</i>	
CMOS Micropower Current-Mode Sinh-Domain Filter with Multidecade Tuning	67
<i>Fermin Esparza-Alfaro, Antonio López-Martín</i>	
Improved Modified Zeta Inverter for Single-Phase Grid-Tied System	72
<i>Óliver Pincelli Westin, Rafael Takeshi Inuoe, Anderson Aparecido Dionizio, Leonardo Poltronieri Sampaio</i>	
<i>Sérgio Augusto Oliveira da Silva</i>	
Efficient Neural Architectures for Acoustic Monitoring of Livestock	78
<i>Marina Cordovilla, Pablo Sánchez, Andrés Martínez</i>	

1-D Convolutional Autoencoder for Fetal and Maternal ECG Classification Oriented to Hardware Implementation Acceleration	84
<i>Rubén Padial-Allué, Alberto Martín-Martín, Encarnación Castillo, Uwe Meyer-Baese, Víctor Toral Luis Parrilla, Antonio García</i>	
Approximate Circuits Versus Quantization for Energy Efficient Deep Neural Networks	90
<i>Jordi Fornt, Pau Fontova-Musté, Martí Caro, Jaume Abella, Josep Altet, Antonio Rubio, Francesc Moll</i>	
A 1.12 TOPS/W 180 nm Stochastic Computing-Based Neuromorphic Circuit	96
<i>Josep L. Rosselló, Christiam F. Frasser, Arnau Salas-Barenys, Joan Cesari, Vincent Canals Lluç Crespí-Castañer, Joan Font-Rosselló, Alejandro Morán, Miquel Roca</i>	
A Comparative Analysis of Bipolar and Sign-Magnitude Stochastic Computing Approaches in Quantized Neural Networks	102
<i>Alejandro Morán, Lluç Crespí-Castañer, Christiam F. Frasser, Joan Font-Rosselló, Vincent Canals Miquel Roca, Josep L. Rosselló</i>	
Character Recognition Application of a Neural Circuit Including Lateral Inhibitory Mechanisms	108
<i>Dídac Llobet, Ioannis K. Chatzipaschalis, Antonio Calomarde, Antonio Rubio</i>	
Full-Integer Spiking Neural Network Inference with RISC-V ISA Extensions for Radar-Based Gesture Recognition	114
<i>Prathamesh Satish Deshpande, Giovanni Grandi, Stephan Schoenfeldt, Fabian Lurz</i>	
Three Decades of IMSE Neuromorphic Group	120
<i>Bernabé Linares-Barranco, Luis A. Camuñas-Mesa, Teresa Serrano-Gotarredona</i>	
Design Space Exploration of FPGA-Based Spiking Neural Networks for Angle of Arrival Detection	126
<i>Cristina Bermúdez-Martín, Samuel López-Asunción, Pablo Ituero</i>	
Analyzing Linux System Call Variability: Real-Time Patch Impact and System Call Monitoring	132
<i>Markel Galarraga, Charles-Alexis Lefebvre, Jon Perez-Cerrolaza, Jose A. Pascual</i>	
Exploring Design Spaces in Embedded Systems: An Approach Based on Genetic Programming, Particle Swarm and Reinforcement Learning	138
<i>Jose Luis Mira Serrano, Carlos Ernesto Hernandez Orellana, Jesús Barba Romero María Soledad Escolar Diaz, José Antonio de la Torre las Heras, Fernando Rincon Calle</i>	
HPC Workload Analysis Using Distributed Cross-ISA Binary Instrumentation	144
<i>Eduardo Tomasi, César Fuguet, Christian Fabre, Frédéric Pétrot</i>	
Video Action Recognition in SoC FPGAs Driven by Neural Architecture Search	150
<i>Daniel Suárez, Pedro Hernández-Fernández, Víctor Fernández, Gustavo M. Callico</i>	
Deep Learning-Based Depth Estimation for Facial Morphology Characterization in Neurosurgery Applications	156
<i>Jaime Sancho, Manuel Villa, Gonzalo Rosa-Olmeda, Alejandro Martínez De Ternero, Miguel Chavarrías Eduardo Juarez, Cesar Sanz</i>	
Multi-Domain Feature Extraction for ML-Based Over-the-Air RF Signal Classification	162
<i>F. D. Suárez Bonilla, José. M. de la Rosa, G. Linán-Cembrano</i>	
Ultra-Narrow Current Pulses Measurement Using a Cost-Effective Instrumentation System	168
<i>Amadeo de Gracia Herranz, Borja Gutiérrez de Cabiedes, Javier de Mena Pacheco, Marisa Lopez-Vallejo</i>	

Sub-nW Thyristor Based Wake-Up Timer for Low Duty Cycle Ioct Sensing Applications	172
<i>Juan Luis Soler-Fernández, Angel Diéguez, J. Daniel Prades, Oscar Alonso</i>	
A 4×4 K-Best Spatial Modulation MIMO Detection for Visible Light Communication Systems	177
<i>Chih-Feng Wu, Bo-An Lin, Chi-Tien Sun</i>	
Comparative Analysis of Full Adders Based on DT MOS Schmitt-Trigger Standard Cells Operating at Sub-100 mV Supply Voltage	182
<i>Muhammad Umer Khalid, Trond Ytterdal, Snorre Aunet</i>	
A 65 nm CMOS Ultra-Low-Quiescent-Current On-Chip PMIC for Energy-Limited Harvesting Systems	188
<i>Mehdi Shahabi, Andoni Beriain, Noemi Perez</i>	
A 300 mA Fully-Integrated Inverter-Based LDO with Enhanced Supply Insensitivity for Smart Edge AI Applications	194
<i>M. Clara Simões, Floriberto Lima, Marcelino Santos, Fábio Passos</i>	
Hardware-Efficient Gaussian and Sobel Filters for Real-Time Image Processing on FPGA	199
<i>Francisco Albertuz, Mario Garrido</i>	
Hardware Implementation of the Hungarian Algorithm for Optimum Task Assignments	205
<i>Lluís Ribas-Xirgo</i>	
Configurable Ultra-High-Throughput QRD FPGA Accelerators for Small Matrices	211
<i>Pablo Hormigo-Jiménez, Javier Hormigo</i>	
FPGA-Based Implementation of sEMG Feature Extraction and Movement Classification with MLP	217
<i>Rubén Nieto, Silvia Iniesta, Santiago Murano, Pedro Rafael Fernández, Susana Borromeo</i>	
Design of a CMOS Transmitter Chain for Satellite on the Move Communications	223
<i>Uxua Esteban-Eraso, Gesler Ramos, Santiago Celma, Francisco José Torcal-Milla, Carlos Sánchez-Azqueta</i>	
Design of a 160-210 GHz SiGe HBT Square-Law Detector for Total Power Radiometers	228
<i>Alvaro Urain, David del Rio, Andoni Beriain, Hector Solar, Aleksei Nerushenko, Roc Berenguer</i>	
CMOS SPDT Switch Topologies in the Frequency Range of 6 to 20 GHz	233
<i>F. Bonfiglio-Buendía, Natalia-Abel Fernández-García, P. López, V.M. Brea, Diego Cabello</i>	
Acceleration of C/C++ Kernels and ONNX Models on CGRAs with MLIR-Based Compilation	239
<i>Juan Gallego, José Ferreira, Luís Alves, Daniel Vázquez, João Bispo, Alfonso Rodríguez, Nuno Paulino, Andrés Otero</i>	
A Framework for Automated CGRA Design Space Exploration with Genetic Algorithm Optimization	245
<i>Maryam Katebzadeh, Daniel Vazquez, Andres Otero, Alfonso Rodriguez</i>	
A 1.15 mW SiGe BiCMOS Cryogenic LNA for Superconducting Qubit Readout with 4.5 K Noise Temperature From 4 to 9 GHz	251
<i>Aleksei Nerushenko, Roc Berenguer, Alvaro Urain, Hector Solar</i>	
A Methodology for Cryogenic Modeling of CMOS Technology Based on BSIM-BULK	256
<i>Ainhua Leal, Luis Montal, Aleksei Nerushenko, Hector Solar, Roc Berenguer</i>	
Robust DT MOS Schmitt-Trigger Circuits in 130 nm SOI CMOS for Sub-100mV Supply Voltage	262
<i>Muhammad Umer Khalid, Trond Ytterdal, Snorre Aunet</i>	

A Programmable, Negative, and Dynamically Biased Sampler for Ultra-Low Power Body-Bias Generators in 18nm FD-SOI	268
<i>Tom Bergmann, Joel Damiens, Alfonso Hildebrand Rueda, Stephane Lacouture, Remy Cellier Nacer Abouchi</i>	