

2025 28th Euromicro Conference on Digital System Design (DSD 2025)

Salerno, Italy
10-12 September 2025

IEEE Catalog Number: CFP25291-POD
ISBN: 979-8-3315-8500-6



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25291-POD
ISBN (Print-On-Demand):	979-8-3315-8500-6
ISBN (Online):	979-8-3315-8499-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL	1
<i>Robin Sehm, Christian Ewert, Rainer Buchty, Mladen Berekovic, Saleh Mulhem</i>	
A Structured Approach to Verification of Digital Hardware in Scala	8
<i>Tjark Petersen, Luca Pezzarossa, Martin Schoeberl</i>	
Modeling and Scheduling of Composable Instruction Set	16
<i>Yu Yang, Paul Delestrac, Ahmed Hemani</i>	
Unraveling Parallelism in Automated Workload Modeling for Distributed Cyber-Physical Systems	24
<i>Faezeh Sadat Saadatmand, Todor Stefanov, Andy D. Pimentel, Benny Akesson, Ignacio González Alonso</i>	
On-Hardware Resilience Analysis of DPUAccelerated CNNs on FPGA-Based Systems	34
<i>Federico Buccellato, Corrado De Sio, Sarah Azimi, Luca Sterpone</i>	
In-Context Learning for Microcontroller Performance Screening Using Tabular Foundation Models	42
<i>Nicolò Bellarmino, Riccardo Cantoro, Martin Huch, Tobias Kilian, Giovanni Squillero</i>	
Synthesis for Testability: Polynomial Test Pattern Generation for KFDD Circuits	50
<i>Martha Schnieber, Rolf Drechsler</i>	
Design-Space Exploration of Serialized Floating-Point Division for DLP Architectures	58
<i>Louis Ledoux</i>	
Towards a Safe End-to-End AI framework: MISRA C-Compliant YOLO for Object Detection	66
<i>Javier Fernández, Irune Agirre, Irune Yarza, Jon Perez-Cerrolaza</i>	
A streaming algorithm and hardware accelerator for top-K flow detection in network traffic	73
<i>Carolina Gallardo-Pavesi, Yaime Fernández, Javier E. Soto, Cecilia Hernández, Miguel Figueroa</i>	
VPsA: A Vectored Processing Element configured Systolic Array Architecture Generator	81
<i>R Kanish, Komaragiri Sai Vishwanath Rohit, Yash Sengupta, Madhav Rao</i>	
Hardware-aware Decision Tree Ensembles for Radar Data Processing on the Edge with Online Learning	88
<i>Rodrigo Olmos, Pedro Lobo, Andrés Otero, Sergio Hernandez, Eduardo Casanueva</i>	
Auto-repair without test cases: How LLMs fix compilation errors in large industrial embedded code	97
<i>Han Fu, Sigrid Eldh, Kristian Wiklund, Andreas Ermedahl, Philipp Haller, Cyrille Artho</i>	
Dynamic Multi-Accelerator Management for Deep Learning Applications on the FPGA Edge	106
<i>Hsin-Yu Ting, Sing-Yao Wu, Leming Cheng, Eli Bozorgzadeh</i>	
DistriMuSe – Distributed Multi-Sensor Systems for Human Safety and Health	114
<i>Johan Plomp, Fokke van Meulen, Juan José López Escobar, Eli De Poorter, Jeroen Hoebeke</i>	
<i>Geert Vanstraelen, Michael Rölleke, Roberta Presta, Raúl Santos de La Cámara, Luca Davoli</i>	
<i>Jaromír Hubálek</i>	
Distributed AI Systems at Scale: Reflections from DAIS	122
<i>Anders Lindgren</i>	

CAPE - European Open Compute Architecture for Powerful Edge	130
<i>Martin Kaiser, Lennart Tigges, Jens Hagemeyer, Christian Klarhorst, Björn Voß, Fred Buining Bola Fakhoury, János Lazányi, René Griessl, Muhammad Shahzad, Yiannis Georgiou, Salim Mimouni Pedro Velho, Michael Mercier, Eva Trungel, Julian Gajewski, Stefan Krupop, Michavor Dem Berge Deepak M. Mathew, Skipis Dimitrios, Arnidis Iordanis, Orestis Vantzios, David Georgantas, Gautier Rouaze Christoph Bühler, Guido Salvaneschi, Brandon Lewis, Angela Hauber</i>	
Software Techniques for Soft Error Resilience: the ASTRAEUS project	138
<i>Federico Reghenzani, Davide Baroffio, Emilio Corigliano, William Fornaciari, Giancarlo S. Gajani Paolo Maffezzoni, Antonino Catanese, Alessandro Balossino, Marco Giuliani</i>	
AIDA4Edge: Twinning for Excellence in Adaptive Edge Artificial Intelligence	145
<i>Marko Andjelkovic, Rizwan Tariq Syed, Alessandro Veronesi, Fabian Vargas, Markus Ulbricht Leticia Bolzani Poehls, Milos Krstic, Davide Bertozzi, Edward G. Jones, Oliver Rhodes, Riccardo Zese Michele Favalli, Alice Bizzarri, Evelina Lamma, Marco Gavanelli, Elena Bellodi, Zoran Peric Jelena Nikolic, Milan Dincic, Aleksandra Jovanovic, Dejan Ciric, Nikola Vucic, Sofija Peric Jelena Jovanovic, Milica Stojanovic, Tatjana Nikolic, Goran Nikolic, Jelena Nedeljkovic, Danijel Dankovic Emilija Zivanovic, Milos Marjanovic, Sandra Veljkovic, Nikola Mitrovic, Bratislav Predic Tamara Milovanovic</i>	
NET4EXA: Pioneering the Future of Interconnects for Supercomputing and AI	153
<i>Michele Martinelli, Roberto Ammendola, Andrea Biagioni, Carlotta Chiarini, Ottorino Frezza Francesca Lo Cicero, Alessandro Lonardo, Pier Stanislao Paolucci, Elena Pastorelli, Pierpaolo Perticaroli Luca Pontisso, Cristian Rossi, Francesco Simula, Piero Vicini, David Colin, Grégoire Pichon Alexandre Louvet, John Gliksberg, Claire Chen, Matteo Turisini, Andrea Monterubbiano Jean-Philippe Nominé, Denis Dutoit, Hugo Taboada, Lilia Zaourar, Mohamed Benazouz, Angelos Bilas Fabien Chaix, Manolis Katevenis, Nikolaos Chrysos, Evangelos Mageiropoulos, Christos Kozanitis Thomas Moen, Steffen Persvold, Einar Rustad, Sandro Fiore, Fabrizio Granelli, Simone Pezzuto Raffaello Potestio, Luca Tubiana, Philippe Velha, Flavio Vella, Daniele De Sensi, Salvatore Pontarelli</i>	
Building a Side-Channel Attack Scheme on SipHash FPGA Implementation	160
<i>Vít Mašek, Vojtěch Miškovský, Matúš Olekšák</i>	
Artificial Intelligence Enables Increased Data Rate of True Random Number Generator	165
<i>Eberhard Boehl, Günter Heglmeier</i>	
AEIS+AES folded architecture for FPGA	174
<i>João Carlos Resende, Ricardo Chaves</i>	
Side-channel analysis of Chacha20 implemented in software	183
<i>Lukáš Daněš, Vojtěch Miškovský, Matúš Olekšák</i>	
An FPGA Architecture for Authentication and Key Agreement Protocol for 5G Networks	191
<i>Marios Papadopoulos, Kostas Lampropoulos, Paris Kitsos</i>	
Algebraic Cryptanalysis of Small-Scale Variants of the Bluetooth Stream Cipher E0	198
<i>Jan Dolejš, Martin Jureček, Róbert LóRencz</i>	
PREEMPT-K8S: Pod Prioritization for Mixed-Criticality Edge-Cloud Services	206
<i>Stefano Toscano, Luigi De Simone, Marco Barletta, Marcello Cinque</i>	
Designing Energy-Efficient Approximate Circuits for the FPGA Technology	214
<i>Mario Barbareschi, Salvatore Barone, Nicola Mazzocca, Alberto Moriconi</i>	

Impact of Contention-Aware Placement in Heterogeneous Edge Devices	224
<i>Jeremy Giesen, Ibai Irigoyen, Enrico Mezzetti, Jaume Abella, Francisco J. Cazorla</i>	
D-AWSIM: Distributed Autonomous Driving Simulator for Dynamic Map Generation Framework	234
<i>Shunsuke Ito, Chaoran Zhao, Ryo Okamura, Takuya Azumi</i>	
Non-Functional Properties in HPC Systems: Design Exploration of Energy, Power, and Reliability	242
<i>G. Agosta, E. Bini, D. Baroffio, C. Brandolese, M. Castrovilli, D. Cattaneo, D. Cesarini, W. Fornaciari</i> <i>A. Galimberti, A. Garfagnini, Arsenii Gavrikov, F. Iannone, M. Lapegna, T. A. Lopez, G. Magnani</i> <i>G. Mencagli, C. Metra, M. E. Omana, F. Palombi, F. Reghenzani, Josie E. Rodriguez Condia, A. Serafini</i> <i>M. Sonza Reorda, D Zoni, G. Zummo</i>	
RISC++: Towards an HLS Defined RISC-V SoC	252
<i>Guilherme Vareiro De Oliveira, Vinicius Pirassoli, Luís Miguel Sousa, Nuno Paulino</i>	
Evict+Spec+Time on RISC-V: Gem5-Based Implementation and Microarchitectural Analysis	260
<i>Mahreen Khan, Maria Mushtaq, Renaud Pacalet, Ludovic Apvrille</i>	
Eliminating Write-After-Write Hazards to Improve Performance in Embedded Processors	268
<i>Côme Allart, Junheng Zheng, Jean-Roch Coulon, André Sintzoff, Olivier Potin, Jean-Baptiste Rigaud</i>	
FetchFlare: An Open-Source Strided Data Prefetcher for High-Performance Cache Hierarchies	276
<i>Golnaz Korkian, Neiel Leyva, Arnau Bigas, Noelia Oliete-Escuín, Abbas Haghi, Alireza Monemi</i> <i>César Fugueta, Lluc Alvarez</i>	
Efficient POSIT Multiplier with Multi-flag Priority Encoding and Multistage Booth Processing	285
<i>M Arun, Madhav Rao</i>	
You Shall Not Stall: Achieving RISC-V On-Demand Runtime-Reconfiguration using SCAIE-V	292
<i>Tobias Scheipel, Maximilian Ogris, Marcel Baunach</i>	
Towards an Energy-Efficient RISC-V Core Architecture with Dynamic Dual-Issue and Clock Gating	300
<i>Ahmad Othman, Hueseyin Ege Pamuk, Ahmed Kamaleldin, Diana Göhringer</i>	
Efficient Parallel Rotation of Hyperspectral Images on FPGA-Accelerated Platforms	308
<i>Carlos E. Hernández, Jesús Barba, José L. Mira, Julián Caba, Fernando Rincón, Juan C. López</i>	
Development and Validation of a Low-Cost LEDbased Multispectral Imaging System	316
<i>Alvaro Falcon, Carlos Vega, Gustavo M. Callico</i>	
SAFEXPLAIN: a Complete Approach Towards Trustworthy AI-Based Safety-Critical Systems	324
<i>Jaume Abella, Irune Agirre, Thanh Bui, Frank Geujen, Gabriele Giordana, Carlo Donzella</i> <i>Francisco J. Cazorla, Enrico Mezzetti, Axel Brando, Javier Fernandez, Irune Yarza, Joanes Plazaola</i> <i>Robert Lowe, Maria Ulan, Rob Lavreysen, Lucas Tosi, Ilaria Bloise, Lorenzo Feruglio, Ilaria Cinelli</i> <i>Stefano Lodico, William Guarienti, Giuseppe Nicosia, Valeria Dallara</i>	
The Story of NextPerception – A survey of the project vision and realisation with examples	332
<i>Johan Plomp, Michael Rölleke, Laura Belli, Felipe Gil-Castiñeira, Raúl Santos De La Cámara</i> <i>Roberta Presta, Greet Bilsen, Fokke van Meulen, Luca Davoli, Jaromír Hubálek</i>	
Enabling Smart Urban Mobility with Edge AI	342
<i>Luigi Gallo, Andrea Tuscano, Paolo Giuseppetti, Pietro Amato, Alessandro Solinas, Federico Saluz</i> <i>Andrea Tessieri, Mario Pedol, Manuel Pernigotto, Massimo Fioravanti, Giovanni Agosta</i> <i>William Fornaciari, Paolo Maffezzoni, Fabio Salice, Irene Amerini, Francesco Pro, Paolo Satta</i> <i>Giovanni Trovini</i>	

ShapeFuture - Technical Progress After Year 1	350
<i>Norbert Druml, Martin Gschwandtner, Mayeul Jeannin, Rainer Matischek, Edgars Lielamurs Maksis Celitans, Kaspars Ozols, Nurullah Demiralay, Besir Tayfur, Ismail Sinan Gulbas, Nadir Kucuk Isa Kiyat, Yahya Nasolo, Jens Brandt, Noah Christoph Pütz, Thomas Bartz-Beielstein, Jose Isola Nikola Mandic, Francesca Flamigni, Alexander Kuehhas, Gianluca Brilli, Paolo Burgio, Giacomo Paolieri Jorge Villagra, Álvaro Flores Cueto, José Antonio Sánchez, Jacopo Sini, Massimo Violante Lorenzo Giraudi, Paolo Santero, Uwe Kölbel, Moritz Schaffenroth, Panu Sjövall, Jarno Vanne Morten Larsen, Nergis Gizem Yilmaz, Ziya Uygur Yengin, George Dimitrakopoulos</i>	
Towards RISC-V-based HPC: The Italian Pathfinding Activities in the DARE-SGA1 Project	360
<i>Giovanni Agosta, Marco Aldinucci, Andrea Bartolini, Laura Bellentani, Andrea Biagioni, Daniele Cesarini Carlotta Chiarini, Iacopo Colonnelli, Pietro Delugas, Lev Denisov, Ottorino Frezza, Marco Grangetto Francesca Lo Cicero, Alessandro Lonardo, Michele Martinelli, Andrea Maslov, Mauro Olivieri Pierpaolo Perticaroli, Luca Pontisso, Cristian Rossi, Davide Rossi, Sergio Saponara, Antonio Sciarappa Francesco Simula, Matteo Sonza Reorda, Massimo Torquati, Piero Vicinio</i>	
Portable Simulation Models for Energy Aspects of IoT Devices in the LoLiPoP-IoT Project	368
<i>Jakub Lojda, Daire Joyce, Pavel Smrz, Shruti Kathuria, Josef Strnadel, Caitlin Quinn, Václav Šimek Patrik Staroň</i>	
Glitch Happens: Attacking the AMD-Xilinx PLL with a Clock Glitch Generator	376
<i>Lukas Leuenberger, Roman Willi, Dorian Amiet, Paul Zbinden</i>	
Pulsed ElectroMagnetic Fault Injection Attack on a Time Measurement-based Arbiter-PUF	385
<i>Azzadine Thajte, Sami El Amraoui, Paolo Maistri, Regis Leveugle, Giorgio Di Natale, Laurent Fesquet</i>	
High-Performance Pipelined NTT Accelerators with Homogeneous Digit-Serial Modulo Arithmetic	394
<i>George Alexakis, Dimitrios Schoinianakis, Giorgos Dimitrakopoulos</i>	
Lightweight Performance Monitoring of Real-Time Applications in RISC-V Platforms*	402
<i>Nuno Soares, Tiago Carvalho, Luis M. Pinho</i>	
Smart Sensing of Multi-bit Resistive Memory using a Single Reference	410
<i>John Reuben, Dietmar Fey</i>	
Towards optimal reconfigurable constant multipliers	418
<i>Bastien Barbe, Xiao Peng, Anastasia Volkova, Florent de Dinechin</i>	
Execution Platform Contracts	426
<i>Dorian Bourgeoisat, Ulrich Kühne, Florian Brandner</i>	
FLAMA: Architecting Floating-Point Atomic Memory Operations for Heterogeneous HPC Systems	435
<i>Víctor Soria-Pardos, Adrià Armejach, Darío Suárez, Didier Martinot, Arnaud Grasset, Miquel Moretó</i>	
LiteInjector: A LiteX Extension for Fault Injection	443
<i>Adam Henault, Philippe Tanguy, Vianney Lapôte</i>	
Leveraging Design Static Analysis for Vertical Reuse in Functional Verification	452
<i>Petr Bardonek, Marcela Zachariášová</i>	
Analysis of Modern Memory Management Unit Functioning for Critical Systems	460
<i>Alfonso Mascareñas-González, Youcef Bouchebaba</i>	
PhysioEdge: Multimodal Compressive Sensing Platform for Wearable Health Monitoring	468
<i>Rens Baeyens, Dennis Laurijssen, Jan Steckel, Walter Daems</i>	

ST-HAR: A Single Stretchable Sensor Dataset for Human Activity Recognition	475
<i>Giuseppe Longo, Andrea Fasolino, Rosalba Liguori, Luigi Di Benedetto, Gian Domenico Licciardo Alfredo Rubino</i>	
Musculoskeletal Model Analysis for Underwater Assist Suit for Elbow Joint	480
<i>Chiharu Ishii, Naoki Tachibana, Nozomi Yamamoto</i>	
Federated Learning for Obstacle Detection to Assist the Visually-Impaired Using Augmented Reality	486
<i>Fatemeh Akbarian, Robbe Vlaeminck, Joran Verheijen, Amin Aminifar, Amir Aminifar</i>	
A Multi-Channel Threshold-Based Seizure Detection Algorithm for Low-Complexity Hardware Implementation	491
<i>Andrea Vittimberga, Giovanni Nicolini, Giuseppe Scotti</i>	
Alleviating Attack Data Scarcity: SCANIA's Experience Towards Enhancing In-Vehicle Cyber Security Measures	497
<i>Frida Sundfeldt, Bianca Widstam, Mahshid Helali Moghadam, Kuo-Yun Liang, Anders Vesterberg</i>	
Adversarial Analysis and Supervisory Control of Sensor Networks	507
<i>Damas P. Gruska</i>	
Hybrid Quantum-secure Group-based Communication with PQC and QKD	515
<i>Johanna Sepúlveda, Dominik Marchsreiter, Filippo Maria Cardano</i>	
Cati - An Open-Source Framework to Evaluate Attacks on Cameras for Autonomous Vehicles	523
<i>Michael Kühn, Maximilian Mittmann, Mohammad Hamad, Sebastian Steinhurst</i>	
A Comprehensive Synthesis and Verification Approach for RRAM-Based Neuromorphic Computing	531
<i>Fatemeh Shirinzadeh, Abhoy Koley, Kamalika Datta, Saeideh Shirinzadeh, Rolf Drechsler</i>	
Hardware-Aware Feature Extraction Quantisation for Real-Time Visual Odometry on FPGA Platforms	539
<i>Mateusz Wasala, Mateusz Smolarczyk, Michał Daniłowicz, Tomasz Kryjak</i>	
SoC-SLAM: FPGA-Based Hardware/Software Co-Design for Real-Time Visual SLAM Front-End and Back-End Acceleration	549
<i>Bhavay Arora, Paul Gottschaldt, Ariel Podlubne, Sergio Pertuz, Diana Goehring</i>	
Enabling Time-Aware Priority Traffic Management over Distributed FPGA Nodes	558
<i>Alberto Scionti, Paolo Savio, Francesco Lubrano, Federico Stirano, Antonino Nespola, Olivier Terzo Corrado De Sio, Luca Sterpone</i>	
Hardware-Level Adaptive Scheduling for Reconfigurable Accelerators on Virtualized FPGAs	566
<i>Lu Jiang, Zuwen Ou, Diana Göhringer</i>	
Medical Data Over Sound for Vital Signs Monitoring	574
<i>Radovan Stojanović, Jovan Đurković</i>	
Fit4MedRob: A Next-Generation Platform for Intelligent Robotic Rehabilitation	578
<i>Bruna Maria Vittoria Guerra, Roberto Soldi, Lorenzo Vecchi, Stefania Sozzi, Leo Russo, Micaela Schmid Stefano Ramat</i>	

The CAPSARII Approach to Cyber-Secure Wearable, Ultra-Low-Power Networked Sensors for Soldier Health Monitoring	586
<i>Luciano Bozzi, Christian Celidonio, Umberto Nuzzi, Massimo Biagini, Stefano Cherubin, Asbjørn Djupdal Tor Andre Haugdahl, Andrea Aliverti, Alessandra Angelucci, Giovanni Agosta, Gerardo Pelosi Paolo Belluco, Samuele Polistina, Riccardo Volpi, Luigi Malagò, Michael Schneider, Florian Wiczorek Xabier Eguiluz</i>	
LLM4CVE: Enabling Iterative Automated Vulnerability Repair with Large Language Models	592
<i>Mohamad Fakihi, Rahul Dharmaji, Halima Bouzidi, Gustavo Quiros Araya, Oluwatosin Ogundare Mst Ayesha Siddika, Mohammad Abdullah Al Faruque</i>	
Automatic Polynomial Formal Verification of a Floating-Point Multiplier	600
<i>Jan Kleinekathöfer, Rolf Drechsler</i>	
Optimizing HQC using Frobenius Additive FFT on a RISC-V-based System-on-Chip	608
<i>Antonio Ras, Antoine Loiseau, Mikaël Carmona, Simon Pontié, Guénaël Renault, Benjamin Smith Emanuele Valea</i>	
FPGA-Accelerated Early-Exit Neural Decoder for Quantum Error Correction	616
<i>Ran Huo, Jose Nunez-Yanez</i>	
Circadia: Checkpointing for Intermittent Computing in AI Driven Applications	625
<i>Matthieu Rodet, Jean-Luc Béchenec, Mikaël Briday, Sébastien Faucou, Isabelle Puaut, Erven Rohou</i>	
TraceFormer: A Transformer-Based Method for Weight Extraction from AIMC Tiles	635
<i>Roozbeh Siyadatzaheh, Fatemeh Mehrafrooz, Nele Mentens, Todor Stefanov</i>	
RL-ALMS: Reinforcement Learning-based Adaptive and Lightweight Model Selection Framework for Energy-Efficient Lane Detection in Electric Vehicles	643
<i>P Rhuthik, Deepak Gangadharan</i>	
DSEParted: Co-Optimization of Embedded NPU Architectures and Neural Network Partitioning	653
<i>Patrick Schmidt, Fabian Krey, Alexey Serdyuk, Matthias Stammner, Tanja Harbaum, Jürgen Becker</i>	