

# **2025 IEEE 18th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC 2025)**

**Singapore  
15-18 December 2025**



**IEEE Catalog Number: CFP25MCO-POD  
ISBN: 979-8-3315-6572-5**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

**\*\*\* *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25MCO-POD
ISBN (Print-On-Demand):	979-8-3315-6572-5
ISBN (Online):	979-8-3315-6571-8
ISSN:	2771-3067

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

# 2025 IEEE 18th International Symposium on Embedded Multicore/Many-core Systems- on-Chip (MCSoC) **MCSoC 2025**

## Table of Contents

Message from the General Chairs .....	xxi
Message from the Honorary Chair .....	xxii
Message from the Steering Committee Chair .....	xxiv
Message from the Technical Program Committee Chairs .....	xxv
Organizing Committee .....	xxvii
Technical Program Committee .....	xxix
Keynote Speakers .....	xxxv

## A1: Programming Techniques for Embedded Multicore/Manycore SoCs

Enhancing Static Task Scheduling for Pipelined Cyclic Executions on Heterogeneous Architectures .....	1
<i>Jonas Hollmann (Leibniz University Hanover, Germany), Jakob Arndt (Infineon Technologies AG, Germany), Ioannis Kyriakopoulos (Infineon Technologies AG, Germany), Martin Friedrich (Leibniz University Hanover, Germany), and Holger Blume (Leibniz University Hanover, Germany)</i>	
Automating Timing Enclaves for Reactive Programs in Lingua Franca .....	9
<i>Julian Robledo (Technische Universität Dresden, Germany) and Jeronimo Castrillon (Technische Universität Dresden, Germany)</i>	
Regular Expression Processing On A Many-Core Platform .....	17
<i>Sagar Sajeev (University of California, USA) and Bevan M. Baas (University of California, USA)</i>	
HLS to FPGAs: Extending Software Regions via Transformations and Offloading Functions to the CPU .....	25
<i>Tiago Santos (Universidade do Porto, Portugal), João Bispo (Universidade do Porto, Portugal), João M. P. Cardoso (Universidade do Porto, Portugal), and James C. Hoe (Carnegie Mellon University, USA)</i>	

## B1: Performance Optimization and Auto-Tuning of Software on Multicore/Manycore Systems

Sparse Iterative Solvers Using High-Precision Arithmetic with Quasi Multi-Word Algorithms .....	33
<i>Daichi Mukunoki (Nagoya University, Japan) and Katsuhisa Ozaki (Shibaura Institute of Technology, Japan)</i>	
A Study on the Performance and Usability of Managed Memory and Unified Memory for Accelerating Numerical Calculation Program .....	41
<i>Satoshi Ohshima (Kyushu University, Japan), Akihiro Ida (Japan Agency for Marine-Earth Science and Technology, Japan), Masatoshi Kawai (Tohoku University, Japan), Takeshi Fukaya (Hokkaido University, Japan), and Rio Yokota (Institute of Science Tokyo, Japan)</i>	
A Review of FPGA-Driven LLM Acceleration .....	49
<i>Yulin Fu (The University of Auckland, New Zealand), Jiale Li (The University of Auckland, New Zealand), Cheng Cheng (The University of Auckland, New Zealand), Sean Longyu Ma (The University of Auckland, New Zealand), Chiu-Wing Sham (The University of Auckland, New Zealand), and Nan Zou (Harbin Engineering University, China)</i>	
Parallel Heuristic Semantic Walk on Large Knowledge Graphs with Text Embeddings .....	53
<i>Raj Singh Bisen (Shiv Nadar Institution of Eminence, India), Vipul Kumar Chauhan (Shiv Nadar Institution of Eminence, India), Parth Gupta (Shiv Nadar Institution of Eminence, India), Sweta Kumari (Shiv Nadar Institution of Eminence, India), and Archit Somani (Shiv Nadar Institution of Eminence, India)</i>	

## A2: Architectural Innovations in Embedded Multicore/Manycore SoCs

Data Allocation Rearrangement on CNN Accelerator based on Reshaping Systolic Tile Array using Planarized Matrix Reordering Techniques .....	60
<i>Hoseong Kim (Kyungpook National University, Korea) and Daejin Park (Kyungpook National University, Korea)</i>	
FPGA-Based Highly Parallel Architecture for Multi-Robot Path Planning .....	64
<i>Kosei Nishio (Tohoku University, Japan), Hasitha Muthumala Waidyasooriya (Tohoku University, Japan), and Masanori Hariyama (Tohoku University, Japan)</i>	
Exploring Spatial and Temporal Parallelism for Vision Transformer Acceleration .....	70
<i>Hasitha Muthumala Waidyasooriya (Tohoku University, Japan), Tomohiro Matsui (Tohoku University, Japan), Daisuke Tanaka (Tohoku University, Japan), and Masanori Hariyama (Tohoku University, Japan)</i>	
System and Method for Accelerating Multilinear Tensor Transformations using an Isomorphic Architecture and Efficient Sparse Processing .....	76
<i>Stanislav Sedukhin (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), Kazuya Matsumoto (The University of Aizu, Japan), and Yuichi Okuyama (The University of Aizu, Japan)</i>	

## B2: Harnessing AI Tools for Transforming Education

PAMI-GPT: A Conversational Custom-GPT Model For Pattern Mining .....	84
<i>Madhavi PALLA (The University of Aizu, Japan), Arjun Chakravarthi     POGAKU (The University of Aizu, Japan), and Uday Kiran RAGE (The     University of Aizu, Japan)</i>	
Towards Artificial Intelligence Chips Design: A Ground Up Approach for Beginners' Integrated Circuits Design Education .....	92
<i>Harsh Agarwal (Singapore University of Technology and Design,     Singapore) and Tee Hui Teo (Singapore University of Technology and     Design, Singapore)</i>	
Student Perspectives on AI-Powered Learning Tools: An Exploratory Study of DeepSeek, ChatGPT, and Gemini in Educational Settings .....	98
<i>Tee Hui Teo (Singapore University of Technology and Design, Singapore)     and Zi Jie Chow ( Singapore University of Technology and Design,     Singapore; Chang Gung University, Taiwan)</i>	

## B3: Cutting-Edge Developments in Emerging Applications I

An Improved Deep Learning Based RGB-D Saliency Detection Model .....	105
<i>Mudar Sarem (Manara University, Syria), Yunping Zheng (South China     University of Technology, China), Kejun Wang (South China University     of Technology, China), and Laya Albshlawy (General Organization of     Remote Sensing, Syria)</i>	
Bridging Cryptographic Robustness and Hardware Efficiency: A Comprehensive Analysis of S-Box Design Methodologies for SoC Integration .....	113
<i>Maitri Iyer (CSIR - Central Electronics Engineering Research Institute     (CEERI), India; Academy of Scientific and Innovative Research (AcSIR),     India) and Jai Gopal Pandey (CSIR - Central Electronics Engineering     Research Institute (CEERI), India; Academy of Scientific and     Innovative Research (AcSIR), India)</i>	

## B4: Cutting-Edge Developments in Emerging Applications II

A Direct Spike Encoding for A Lightweight Neural Network Based ECG Classification .....	121
<i>Nanang Sulistiyanto ((Universitas Brawijaya), Indonesia ), Raden Arief     Setyawan ((Universitas Brawijaya), Indonesia ), and Made Wena     Harilegawa ((Universitas Brawijaya), Indonesia)</i>	
An LLM-Enabled Multi-Agent System for Evidence-Grounded Fact Checking .....	125
<i>Hong N. Dao (The University of Aizu, Japan), Yasuhiro Hashimoto (The     University of Aizu, Japan), and Truong Cong Thang (The University of     Aizu, Japan)</i>	

## A3: Chiplet-Based Architectures and Design for Multicore SoCs

Hybrid Interconnect and Intermediate Memory-Based 2.5D NoC Architecture for High Performance Computing Applications .....	131
<i>Lashmi Kondoth (Macquarie University, Australia), Rajan Shankaran (Macquarie University, Australia), Quan Z. Sheng (Macquarie University, Australia), and Endowednes Kuantama (Macquarie University, Australia)</i>	
Pipelined Scheduling and Communication Synthesis for Application-Specific Networks-on-Chip... 135	
<i>Martin Radetzki (University of Stuttgart, Germany)</i>	
Instruction-Directed MAC for Efficient Classical Communication in Scalable Multi-Chip Quantum Systems .....	143
<i>Maurizio Palesi (University of Catania, Italy), Enrico Russo (University of Catania, Italy), Hamaad Rafique (University of Catania, Italy), Giuseppe Ascia (University of Catania, Italy), Davide Patti (University of Catania, Italy), Abhijit Das (Indian Institute of Technology Hyderabad, India), and Sergi Abadal (Universitat Politècnica de Catalunya, Spain)</i>	
An Architectural Approach for the Secure Integration of Hardware Accelerators into a Trustworthy MPSoC Platform .....	151
<i>Sebastian Haas (Barkhausen Institut, Germany), Mattis Hasler (Barkhausen Institut, Germany), Friedrich Pauls (Barkhausen Institut, Germany), Christopher Dunkel (Barkhausen Institut, Germany), Yogesh Verma (Barkhausen Institut, Germany), Nilanjana Das (Barkhausen Institut, Germany), and Michael Raitza (Barkhausen Institut, Germany)</i>	

## B5: Machine Learning and Neuromorphic Computing for Edge and IoT II

GCNIM: A Booth-6T-SRAM based Graph-Convolutional-Networks-In-Memory Computing Macro ....	159
<i>Yan Yan (Southeast University, China), Zhaoyang Zhang (Southeast University, China), Shaochen Li (Southeast University, China), Defa Wu (Southeast University, China), Jun Yang (Southeast University, China), and Xin Si (Southeast University, China)</i>	
IncineRate: Multi-Modal FPGA Accelerator Architecture for SCNNs .....	165
<i>Björn A. Lindqvist (KTH Royal Institute of Technology, Sweden) and Artur Podobas (KTH Royal Institute of Technology, Sweden)</i>	
CH2AI: Dynamic Checkpoint Scheduling of Anytime Neural Networks on Heterogeneous Units ..	173
<i>Matthias Stammller (Karlsruhe Institute of Technology (KIT), Germany), Georgios Sotiropoulos (Karlsruhe Institute of Technology (KIT), Germany), Julian Hoefer (Karlsruhe Institute of Technology (KIT), Germany), Tanja Harbaum (Karlsruhe Institute of Technology (KIT), Germany), Krishnendu Guha (University College Cork, Ireland), Amlan Chakrabarti (University of Calcutta, India), and Jürgen Becker (Karlsruhe Institute of Technology (KIT), Germany)</i>	

Risk- and Quantization-aware Training for Convolutional Neural Networks .....	181
<i>Fumiaki Hayafuji (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), Hiroshi Saito (The University of Aizu, Japan), Shogo Semba (The University of Aizu, Japan), Yuta Takahashi (Satellite R&amp;D division, Interstellar Technologies Inc., Japan), and Sumio Morioka (Satellite R&amp;D division, Interstellar Technologies Inc., Japan)</i>	

## A4: Design Methodologies for Embedded Multicore/Manycore SoCs

Design and Implementation of a High-Performance RISC-V SoC for FPGAs with Linux Support ...	187
<i>Yuki Yagi (Institute of Science Tokyo, Japan) and Kenji Kise (Institute of Science Tokyo, Japan)</i>	
Digital Dice Design using Pseudo Random Number Generator .....	195
<i>Tee Hui Teo (Singapore University of Technology and Design, Singapore), Maoyang Xiang (Singapore University of Technology and Design, Singapore), Qianrui Lin (Singapore University of Technology and Design, Singapore), and Michael Kee Hian Lim (Singapore University of Technology and Design, Singapore)</i>	
CFU Proving Ground: A Hardware/Software Co-Design Framework for Leveraging a Custom Function Unit and RISC-V Custom Instructions .....	199
<i>Aoba Fujino (Institute of Science Tokyo, Japan) and Kenji Kise (Institute of Science Tokyo, Japan)</i>	

## B6: Emerging Machine Learning and Deep Learning Models: Theory and Applications

Heart Disease Monitoring System using Smart Wireless Devices .....	207
<i>Dujdow Buranapanichkit (Prince of Songkla University, Thailand), Susanna Saengsri (Prince of Songkla University, Thailand), Apidet Booranawong (Prince of Songkla University, Thailand), Nattha Jindapetch (Prince of Songkla University, Thailand), Kiattisak Sengchuai (Prince of Songkla University, Thailand), and Hiroshi Saito (The University of Aizu, Japan)</i>	
An Approximate Dual Modular Redundancy Training Method for CNNs .....	211
<i>Kaho Kageyama (The University of Aizu, Japan), Yamato Saikawa (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), and Hiroshi Saito (The University of Aizu, Japan)</i>	
Autonomous Driving Model Training with 3D Gaussian Splatting Simulation and Limited Real-World Data .....	217
<i>Akira Sampei (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), Kensuke Kawana (The University of Aizu, Japan), Weiming Hu (The University of Aizu, Japan), and Yoichi Tomioka (The University of Aizu, Japan)</i>	

## A5: Multicore SoCs for Cyber-Physical and Autonomous Systems

Unifying IP Specification Through Formal Hardware Function Sets: An Industrial Case Study .....	225
<i>Robert Kunzelmann (Infineon Technologies AG, Germany; Technical University of Munich, Germany), Maximilian Berger (Infineon Technologies AG, Germany; Technical University of Munich, Germany), Vinod Bangalore Ganesh (Infineon Technologies AG, Germany; Technical University of Dresden, Germany), Rachana R. Pai (Infineon Technologies AG, Germany), and Wolfgang Ecker (Infineon Technologies AG, Germany; Technical University of Munich, Germany)</i>	
Low-Voltage 203dB High-Accuracy CMOS Exponential Function Generator .....	233
<i>Cosmin Radu Popa (National University of Science and Technology Politehnica, Romania)</i>	
Improved Accuracy CMOS Sigmoidal Function Synthesizers .....	239
<i>Cosmin Radu Popa (National University of Science and Technology Politehnica, Romania)</i>	
FlexSiMArch: An Extensible Simulator for Research and Development in Secure-by-Design Processor Technologies .....	245
<i>Sameer Mankotia (University of Idaho, USA) and Daniel Conte de Leon (University of Idaho, USA)</i>	

## B7: Cutting-Edge Developments in Immerging Applications

A Study on Proactive Adaptation-Based Routing Strategies in 2D Network-on-Chip Architectures .....	254
<i>Lashmi Kondoth (Macquarie University, Australia), Rajan Shankaran (Macquarie University, Australia), Quan Z. Sheng (Macquarie University, Australia), and Endowednes Kuantama (Macquarie University, Australia)</i>	
Concurrent Multi-Tasking using Metamorphic SW Replacement .....	262
<i>Janghun Lee (Kyungpook National University, Korea) and Daejin Park (Kyungpook National University, Korea)</i>	
Secure and Intelligent Roaming Settlements Using Blockchain and AI .....	266
<i>Dinesh Kumar (Oracle America Inc, USA), Chandra Jaiswal (North Carolina A&amp;T State University, USA), Ahmad Saeed (Fidelity Investments, USA), and Ravi Kumar (Dollar General Corporation, USA)</i>	
Disaster Rescue Resource Allocation Based on the Ising Model .....	274
<i>Kosei Nakamoto (Tohoku University, Japan), Masahito Kumagai (Tohoku University, Japan), Masayuki Sato (Tohoku University, Japan), Kazuhiko Komatsu (Tohoku University, Japan), and Hiroaki Kobayashi (Tohoku University, Japan)</i>	

## A6: Interconnection Networks for Embedded Multicore/Manycore SoCs

Routing in Multi-Chip Platforms with Hybrid Interconnects .....	282
<i>Joy Halder (Technische Universität Dresden, Germany), Nayeem Ahmed (Technische Universität Dresden, Germany), Viktor Razilov (Technische Universität Dresden, Germany), Emil Matus (Technische Universität Dresden, Germany), and Gerhard Fettweis (Technische Universität Dresden, Germany; Barkhausen Institut, Germany)</i>	

Toward Predictable Deflection Routing in Routerless NoCs for Real-Time Systems .....	289
<i>M Norazizi Sham Mohd Sayuti (Universiti Sains Islam Malaysia, Malaysia) and Leandro Soares Indrusiak (University of Leeds, United Kingdom)</i>	
Power and Performance Evaluation of Spidergon and Mesh Topology in Network-on-Chip .....	297
<i>Sai Kumar Reddy (MNIT Jaipur, India), Mushtaq Ahmed (MNIT Jaipur, India), Agam Kumar Singh (MNIT Jaipur, India), and Bhavna Ambudkar (Department of ETCE, India)</i>	
Reliable Loop Set for Routerless Network-on-Chip .....	305
<i>Fawaz Alazemi (Kuwait University, Kuwait), Zaid Hussain (Kuwait University, Kuwait), and Bader Albdaiwi (Kuwait University, Kuwait)</i>	

## B8: Embedded Neuromorphic Computing Systems

Evolutionary Algorithm for STDP-Based Spiking Neural Network Model Compression .....	311
<i>Yuga Hanyu (University of Aizu, Japan), Zhishang Wang (University of Aizu, Japan), and Khanh N. Dang (University of Aizu, Japan)</i>	
MindCore: Spike-Driven Programmable Accelerator for On-Device Neuromorphic Computing .....	319
<i>Hawon Park (Stony Brook University, USA), Si Yong Lee (Stony Brook University, USA), Ryangjin Lee (Stony Brook University, USA), Yoora Kim (Stony Brook University, USA), and Yoon Seok Yang (State University of New York Korea, Republic of Korea)</i>	
Vision Spiking Transformer for Image Classification .....	327
<i>Yiqin Xiang (Zhejiang University, China), Tee Hui Teo (Singapore University of Technology and Design, Singapore), Junwen Zhang (Zhejiang University, China), and Hanzhi Ma (Zhejiang University, China)</i>	
Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference .....	331
<i>Muhammad Ihsan Al Hafiz (KTH Royal Institute of Technology, Sweden), Naresh Ravichandran (KTH Royal Institute of Technology, Sweden), Anders Lansner (Stockholm University, Sweden), Pawel Herman (KTH Royal Institute of Technology, Sweden), and Artur Podobas (KTH Royal Institute of Technology, Sweden)</i>	

## A7: Real-Time Systems for Embedded Multicore/Manycore SoCs

A Comprehensive Study on Execution Right Delegation Scheduling Algorithm for Multiprocessors .....	339
<i>Takaharu Suzuki (Japan Advanced Institute of Science and Technology, Japan) and Kiyofumi Tanaka (Japan Advanced Institute of Science and Technology, Japan)</i>	
Reducing Transmission Overhead in Edge-Assisted Visual SLAM: Compact Serialization and State-Adaptive Transmission .....	347
<i>Chenzhang Xia (Kyushu University, Japan) and Koji Inoue (Kyushu University, Japan)</i>	

FPGA-Based Muon Beam Monitoring with Real-Time Fault Recovery .....	356
<i>Yoshiki Yamada (University of Tsukuba, Japan), Yoshiki Yamaguchi (University of Tsukuba, Japan; Kumamoto University, Japan), Kenya Okabe (The Graduate University for Advanced Studies, Japan), Yowichi Fujita (High Energy Accelerator Research Organization, Japan), Yoshinori Fukao (High Energy Accelerator Research Organization, Japan), Eitaro Hamada (High Energy Accelerator Research Organization, Japan), Youichi Igarashi (High Energy Accelerator Research Organization, Japan), Masayoshi Shoji (High Energy Accelerator Research Organization, Japan), Hironori Uchinoyae (High Energy Accelerator Research Organization, Japan), Tetsuichi Kishishta (University of Bonn, Germany), and Kazuki Ueno (High Energy Accelerator Research Organization, Japan; The University of Osaka, Japan)</i>	
Response Time Analysis of CIL-EDF Scheduling for ROS2 Multi-Threaded Executors .....	364
<i>Zhengda Wu (Sun Yat-sen University, China; Academy of Military Science, China), Ruihao Chen (China Academy of Launch Vehicle Technology, China), Yixiao Feng (Academy of Military Science, China), Mingtai Lv (Academy of Military Science, China), Sining Yang (Academy of Military Science, China), Lulu Wang (Academy of Military Science, China), and Hanyan Huang (Sun Yat-sen University, China)</i>	

<b>B9: Machine Learning and Neuromorphic Computing for Edge and IoT</b>	
Profiling Data Movement in SNN Memory Hierarchies .....	368
<i>Isaac Chee (University of California, USA), Subrahmanian Hari (University of California, USA), Kaustubh Harnoor (University of California, USA), Colleen Josephson (University of California, USA), and Jason K. Eshraghian (University of California, USA)</i>	
Early-Exit Neural Architecture Search for Energy-Harvesting Edge Computing .....	372
<i>Pierre-Louis Sixdenier (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), Mark Deutel (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany)</i>	
DNN-Based Optimal Partial Offloading in Multi-User Multi-Server MEC Networks .....	380
<i>Hoa Tran-Dang (Kumoh National Institute of Technology, South of Korea) and Dong-Seong Kim (Kumoh National Institute of Technology, South of Korea)</i>	
FSPC: A Lossy Spike Compression Through Correlated-AER Merging In Spiking Neural Networks ....	386
<i>Satvik Ganesh (University of Aizu, Japan), Hanyu Yuga (University of Aizu, Japan), Zhishang Wang (University of Aizu, Japan), and Khanh N. Dang (University of Aizu, Japan)</i>	

## **A8: Testing, Security, and Trust in Embedded Multicore/Manycore Systems**

A Co-Design of Lossy Compression and Error Correction for Approximate Communication .....	394
<i>Yao Hu (The University of Tokyo, Japan)</i>	
A Machine Learning-Based Decision Aid for Predictive Maintenance Using Fault Diagnosis Data .....	402
<i>Said Almaqbali (Multimedia University, Malaysia ), Asmaa H. marhoubi (University of Technology and Applied Sciences, Oman), and Oualid Ali (Applied Science University, Kingdom of Bahrain)</i>	
Secure Multimodal Data Encryption using CRT-Based Encryption and MITM-Resilient Hybrid ElGamal-AES .....	409
<i>Ravinder Singh (MNIT Jaipur, India), Agam Kumar Singh (MNIT Jaipur, India), and Mushtaq Ahmed (MNIT Jaipur, India)</i>	

## **B10: Embedded Applications and Ubiquitous Computing**

Cost-Effective Kubernetes at the Edge: A Comparative Analysis of K3s on Raspberry Pi versus Cloud Deployments .....	416
<i>Srivenkateswara Reddy Sankiti (Cleveland State University, USA), Vinoth Punniyamoorthy (IEEE Senior, USA), Shiva Kumar Reddy Carimireddy (IEEE Senior, USA), Ashok Gadi Parthi (Verizon, USA), Nachiappan Chockalingam (IEEE Senior, USA), Kabilan Kannan (AMD Inc, USA), Suhas Malempati (Cato Corporation, USA), and Akash Kumar Agarwal (Albertsons Companies, USA)</i>	
A Policy-Driven Architecture for Verifiable Geo-Compliance in Programmable Networks .....	422
<i>Venkateshwaran Dorai (Zscaler, USA)</i>	
Infrastructure Design of Vehicular ad Hoc Network with Algorithm .....	427
<i>Wen Cheng Lai (Min Chi University of Technology)</i>	
Advancing Intelligent Surveillance: Immediate Identification of Violence and Theft Utilizing YOLOv11 and SlowFast Networks .....	431
<i>Khoi Pham Dang (FPT University, VietNam), Huy Ngo Huu Gia (FPT University, VietNam), Trung Nguyen Quoc (FPT University, Vietnam), Vinh Truong Hoang (Ho Chi Minh City Open University, VietNam), and Kiet Tran Trung (Ho Chi Minh City Open University, VietNam)</i>	

## **A9: Design Automation and Low-Power Techniques for Embedded Manycore SoCs**

Cross-Layer Approximate Computing and Critical Path Isolation for Energy-Efficient and Variation-Tolerant Design .....	437
<i>Meisei Yamaguchi (Nagoya University, Japan), Yutaka Masuda (Nagoya University, Japan), and Tohru Ishihara (Nagoya University, Japan)</i>	
Utilizing Wide Range Energy/Delay Tradeoffs in Logarithmic Multipliers to Reduce Energy Dissipated for AI Inference Workloads .....	445
<i>Tai-Feng Chen (Nagoya University, Japan), Yutaka Masuda (Nagoya University, Japan), and Tohru Ishihara (Nagoya University, Japan)</i>	

Real-Time In-Sensor Computing: An 8-bit ADC-Less CMOS Sensing for Image Edge Detection .....	453
<i>Adway Paul (Jadavpur University, India), Samanway Pal (Jadavpur University, India), and Nirmoy Modak (Jadavpur University, India)</i>	
A High Level Synthesis Tool for Multiple FPGAs .....	461
<i>Kazutoshi Wakabayashi (The University of Tokyo, Japan), Wataru Takahashi (NEC Corporation, Japan), and Hideharu Amano (The University of Tokyo, Japan)</i>	

## B11: Embedded Machine Learning, and Data Analytics

Unsupervised Learning of Variational Autoencoders on Cortex-M Microcontrollers .....	469
<i>Mark Deutel (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany), Fraunhofer Institute for Integrated Circuits IIS, Germany), Axel Plinge (Fraunhofer Institute for Integrated Circuits IIS, Germany), Dominik Seuß (Fraunhofer Institute for Integrated Circuits IIS, Germany; Center for Artificial Intelligence and Robotics (CAIRO), Germany), Christopher Mutschler (Fraunhofer Institute for Integrated Circuits IIS, Germany), Frank Hannig (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany)</i>	
Adaptive Retrieval-Augmented Generative Intelligent Tutoring System for Automata Theory .....	477
<i>Youssef Obata (University of Aizu, Japan) and Mohamed Hamada (University of Aizu, Japan)</i>	
Predictive Modeling of Submissions and Learning Outcomes in Online Judge Systems .....	483
<i>Md. Shahajada Mia (The University of Aizu, Japan), Yutaka Watanobe (The University of Aizu, Japan), Md. Mostafizer Rahman (Tulane University, USA), Md Faizul Ibne Amin (The University of Aizu, Japan), and Daniel M. Muepu (The University of Aizu, Japan)</i>	
Performance Optimization of Machine Inference Applications on Edge Devices with a RISC-V Custom Instruction .....	490
<i>Daichi Higashi (The University of Aizu, JAPAN) and Hitoshi Oi (The University of Aizu, JAPAN)</i>	

## A10: Sustainable Design and Lifecycle Management for Multicore SoCs

FP-FBEMS: FPGA-based Optimization of Forward/Backward EMS Decoding for CV-QKD .....	494
<i>Kaijie Wei (Keio University, Japan), Devanshu Garg (blueqat Inc., Japan), Ryutaro Nagai (SCSK Corporation, Japan), Takao Tomono (Keio University, Japan), and Hideharu Amano (The University of Tokyo, Japan)</i>	
Polarization Ray Tracing for Multi-Axis Optical Systems in Non-Sequential Mode .....	503
<i>Bi Ye (Yongjiang Lab, China), Shujin Zheng (Yongjiang Lab, China), Tianwen Hou (Yongjiang Lab, China), Yi Jiang (Yongjiang Lab, China), Shengnan Qin (Yongjiang Lab, China), and Chengrui Le (Yongjiang Lab, China)</i>	

History-Correlated Stride Bank Prediction for Tightly Coupled Memory Systems .....	509
Ipek Gecin ( <i>Technische Universität Dresden, Germany</i> ), Emil Matúš	
( <i>Technische Universität Dresden, Germany</i> ), and Gerhard Fettweis	
( <i>Technische Universität Dresden, Germany</i> ; <i>Barkhausen Institut, Germany</i> )	

## B12: Harnessing AI Tools for Transforming Education II

A Quantitative Framework for Layer-Wise Material Selection in MOSFETs Using Priority-Aware Property Mapping .....	516
Yiyang Fu ( <i>Singapore University of Technology and Design (SUTD), Singapore</i> ), Fage Liu ( <i>Singapore University of Technology and Design (SUTD), Singapore</i> ), Zhengyao He ( <i>Singapore University of Technology and Design (SUTD), Singapore</i> ), Qianrui Lin ( <i>Singapore University of Technology and Design (SUTD), Singapore</i> ), and Tee Hui Teo ( <i>Singapore University of Technology and Design (SUTD), Singapore</i> )	
Performance Comparison for CPU, FPGA, and GPU in CRS Format Conversion Processing .....	522
Tomoya Yokono ( <i>University of Tsukuba, Japan</i> ), Keisuke Sugiura ( <i>University of Tsukuba, Japan</i> ), and Yoshiki Yamaguchi ( <i>University of Tsukuba, Japan</i> )	
Comparative Evaluation of ChatGPT, Gemini, and DeepSeek in Educational Problem Solving .....	530
Daniel M. Muepu ( <i>The University of Aizu, Japan</i> ), Yutaka Watanobe ( <i>The University of Aizu, Japan</i> ), Amin Md Faizul Ibn ( <i>The University of Aizu, Japan</i> ), and Mia Md. Shahajada ( <i>The University of Aizu, Japan</i> )	
Bridging the Plausibility-Validity Gap by Fine-Tuning a Reasoning-Enhanced LLM for Chemical Synthesis and Discovery .....	538
Malikussaid ( <i>Telkom University, Indonesia</i> ), Hilal Hudan Nuha ( <i>Telkom University, Indonesia</i> ), and Isman Kurniawan ( <i>Telkom University, Indonesia</i> )	

## A11: Operating System Platforms for Real-Time Embedded Applications

Efficient Load Balancing for On-Chip Symmetric Multiprocessing through a Novel RTOS Approach for Multicore Microcontrollers .....	546
Minjung Kim ( <i>Kyungpook National University, Republic of Korea</i> ) and Daejin Park ( <i>Kyungpook National University, Republic of Korea</i> )	
Automated Deployment of Real-Time Tasks for Phased Execution on Scratchpad-Based Multicore Platforms .....	554
Konstantin Dudzik ( <i>FZI Research Center for Information Technology, Germany</i> ), Maximilian Kirschner ( <i>FZI Research Center for Information Technology, Germany</i> ), and Jürgen Becker ( <i>FZI Research Center for Information Technology, Germany</i> ; <i>Karlsruhe Institute of Technology, Germany</i> )	
Hetero-SplitEE: Split Learning of Neural Networks with Early Exits for Heterogeneous IoT Devices .....	562
Yuki Oda ( <i>The University of Tokyo, Japan</i> ), Yuta Ono ( <i>The University of Tokyo, Japan</i> ), Hiroshi Nakamura ( <i>The University of Tokyo, Japan</i> ), and Hideki Takase ( <i>The University of Tokyo, Japan</i> )	

## B13: Embedded, Cyber-Physical, and IoT Systems

A Nonvolatile IoT Sensor Node Based on Input-Data Driven Power-Gating Scheme and Its Emulation Using FPGA and Temperature Sensor .....	570
<i>Daisuke Suzuki (The University of Aizu, Japan) and Takahiro Hanyu (Tohoku University, Japan)</i>	
Detection of Avian Influenza-Infected Chickens using a Multi-Modal Audio-Visual Convolutional Neural Network Optimized for Indian Poultry Farms .....	574
<i>Mahadev Gawas (State Higher Education Council, India), Hemprasad Patil (Military College of Telecommunication, India), and Mridini Gawas (Goa University, India)</i>	
Design and Implementation of a BRAM-Banked Double-Buffered Matrix Multiplication Accelerator for Transformer Models on Edge FPGAs .....	582
<i>Xinghang Tan (Zhejiang University, China) and Tee Hui Teo (Singapore University of Technology and Design, Singapore)</i>	
Development of Haul Truck Models for Testing Autonomous Safety in 1/14 Scale Test Mine .....	586
<i>Robert H Bissonette (Eastern Washington University, USA), Frank Lynch (Eastern Washington University, USA), and Michael Conrad Meyer (Eastern Washington University, USA)</i>	

## A12: Application Domains for Embedded Multicore/Manycore SoCs

Huffman Decoder for Baseline JPEG On Many-Core Platforms .....	592
<i>Derek Li (University of California, USA), Yechengnuo Zhang (University of California, USA), and Bevan Baas (University of California, USA)</i>	
Scalable Discrete Cosine Transform Engines On A Many-Core Platform .....	599
<i>Michael Wang (University of California, USA) and Bevan M. Baas (University of California, USA)</i>	
Accelerating Magnetic Particle Imaging with Data Parallelism: A Comparative Study .....	606
<i>Haipeng Zhu (Shenyang University of Technology, China), Yuan He (Keio University, Japan), Xiaohan Yue (Shenyang University of Technology, China), Qinyang Zhang (Shenyang University of Technology, China), Lihui Wang (Soochow University, China), and Shi Bai (Shenyang University of Technology, China; Liaoning Jiayin Medical Technology Co., Ltd., China)</i>	
Mixed-Precision Backprojection using FP32 and FP64 for Boosting Satellite SAR Imaging on Embedded GPUs .....	614
<i>Masato Gochi (Mitsubishi Electric Corporation, Japan), Masayoshi Tsuchida (Mitsubishi Electric Corporation, Japan), and Kazumori Ueda (Waseda University, Japan)</i>	

## B14: Emerging Machine Learning and Deep Learning Models: Theory and Applications II

Adaptive Calibration of Piezoresistive Pressure Sensors Across Variable Sensor Sizes .....	622
<i>Ratna Aisuwarya (University of Aizu, Japan; Universitas Andalas, Indonesia) and Lei Jing (University of Aizu, Japan)</i>	
Advancing Dementia Prediction: A Robust CNN Framework for Early Diagnosis .....	628
<i>Md Farhadur Reza (Eastern Illinois University, USA) and Ali Kelly (Eastern Illinois University, USA)</i>	
Smartwatch Design for Pedestrian Collision Detection .....	636
<i>Gowsiya Syednoor Shek (HTC Global Inc., USA) and Shaik Salma Aga (San Jose State University, USA)</i>	
P2P-Insole: Human Pose Estimation Using Foot Pressure Distribution and Motion Sensors .....	639
<i>Atsuya Watanabe (University of Aizu, Japan), Ratna Aisuwarya (University of Aizu, Japan), and Lei Jing (University of Aizu, Japan)</i>	

## A13: Hardware Acceleration of AI on Embedded Edge SoCs

Energy-Efficient and Accurate Stochastic Computing-Based Multiply-Accumulate Architecture for Neural Network Accelerator Design .....	645
<i>Chia-Heng Liu (National Yang Ming Chiao Tung University), Hsuan-Yu Huang (National Yang Ming Chiao Tung University), Bo-Chun Chen (National Yang Ming Chiao Tung University), and Kun-Chih Chen (National Yang Ming Chiao Tung University)</i>	
Random Forest-Based Approximation for Quantized CNNs on Edge FPGAs .....	653
<i>Yasuyuki Suzuki (The University of Aizu, Japan), Hiroshi Saito (The University of Aizu, Japan), Shogo Sembra (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), and Takahiro Hanyu (Tohoku University, Japan)</i>	
Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference .....	661
<i>Anastasios Petropoulos (University of Patras, Greece) and Theodore Antonakopoulos (University of Patras, Greece)</i>	
Design and Power-Efficiency Analysis of FPGA-Based Dot and Outer Product Units .....	670
<i>Kyoji Awaki (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), Hiroshi Saito (The University of Aizu, Japan), Shogo Sembra (The University of Aizu, Japan), Stanislav Sedukhin (The University of Aizu, Japan), Yuta Takahashi (Interstellar Technologies Inc., Japan), and Sumio Morioka (Interstellar Technologies Inc., Japan)</i>	

## B15: Parallel/Distributed, Grid, and Cloud Computing

Carbon-Neutral Computing at the Edge: Scalable Greedy-LP Optimization of Green Data Centers .....	678
<i>Kazuki Okazawa (The University of Osaka, Japan), Hiroki Nishikawa (The University of Osaka, Japan), Dafang Zhao (The University of Osaka, Japan), Ittetsu Taniguchi (The University of Osaka, Japan), Takao Onoye (The University of Osaka, Japan), Marcos De Melo da Silva (Independent Researcher, France), and Abdoulaye Gamaté (University of Montpellier - CNRS, France)</i>	
OPT-MorphDAG: An efficient Implementation of Directed Acyclic Graph (DAG)-Based Blockchain....	
686	
<i>Anish Gupta (Shiv Nadar Institution of Eminence, India), Sweta Kumari (Shiv Nadar Institution of Eminence, India), Suryansh Rohil (Shiv Nadar Institution of Eminence, India), and Archit Soman (Shiv Nadar Institution of Eminence, India)</i>	
From WiFi Signals to Skeletons: Accurate Multi-Person Pose Estimation with MPNet .....	694
<i>Weixiong Zhang (guangzhou university, China), Weili Wang (Guangzhou University, China), Xuexuan Zhong (Guangzhou University, China), Lingjun Zhao (Guangdong Polytechnic Normal University, China), Qinglin Yang (Guangzhou University, China), and Huakun Huang (Guangzhou University, China)</i>	
Efficient WiFi-Based Human Pose Estimation via Lightweight Model Design with Knowledge Distillation .....	700
<i>Weili Wang (Guangzhou University, China), Weixiong Zhang (Guangzhou University, China), Lingjun Zhao (Guangdong Polytechnic Normal University, China), Jiamin Yao (Guangzhou University, China), Qinglin Yang (Guangzhou University, China), and Huakun Huang (Guangzhou University, China)</i>	

## A14: Hardware Acceleration of AI on Embedded Edge SoCs II

FPGA Implementation of Tiny Transformer Using High-Level-Synthesis for Biomedical Applications .....	706
<i>Mostafa Elsharkawy (Singapore University of Technology and Design, Singapore; Chang Gung University, Taiwan), Tee Hui Teo (Singapore University of Technology and Design, Singapore), and I-Chyn Wei (Chang Gung University, Taiwan)</i>	
cpuC: A Dynamic Reconfigurable Architecture for CNNs Acceleration .....	710
<i>Yosi Ben-Asher (University of Haifa CS), Jereys Danial (University of Haifa CS), Ibrahim Qashqoush (University of Haifa CS), Roman Gilgor (University of Haifa CS), and Esti Stein (Tel Aviv-Yaffo Academic College)</i>	
Multiplier-Free In-Memory Vector-Matrix Multiplication Using Distributed Arithmetic .....	718
<i>Felix Zeller (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)), John Reuben (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)), and Dietmar Fey (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU))</i>	

An FPGA-Based Hardware-Software Co-Design Approach for Embedded Machine Learning Acceleration .....	727
Obed K. Allotey Babington ( <i>Ashesi University, Ghana</i> ) and Nathan Amanquah ( <i>Ashesi University, Ghana</i> )	

## B16: Emerging Machine Learning and Deep Learning Models: Theory and Applications

An Ensemble Virtual Metrology Model of Machine Learning in Semiconductor Manufacturing .....	734
Yawei Chen ( <i>China Resources Microelectronics Limited, China</i> ), Shaohua Chang ( <i>China Resources Microelectronics Limited, China</i> ), and Eric Chien ( <i>China Resources Microelectronics Limited, China</i> )	
Adaptive QoS to Handle Transient Overloads in Time-Sensitive Vehicular Networks Caused by ADAS .....	740
Leonardo Passig Horstmann ( <i>Federal University of Santa Catarina, Brazil</i> ), Antônio Augusto Fröhlich ( <i>Federal University of Santa Catarina, Brazil</i> ), Josafat Leal Filho ( <i>Federal University of Santa Catarina, Brazil</i> ), and José Luis Conradi Hoffmann ( <i>Federal University of Santa Catarina, Brazil</i> )	
Low-Cost Image Processing-Based Teleoperated Robotic Arm for Remote Surgical Assistance and Digital Health Integration .....	748
Ali Bostani ( <i>American University of Kuwait</i> )	

## A15: Machine Learning for Energy-Efficient and Reliable Manycore Systems

Implementation and Evaluation of Stable Diffusion on a General-Purpose CGLA Accelerator .....	752
Takuto ANDO ( <i>Nara Institute of Science and Technology, Japan</i> ), Yu ETO ( <i>Nara Institute of Science and Technology, Japan</i> ), and Yasuhiko NAKASHIMA ( <i>Nara Institute of Science and Technology, Japan</i> )	
Neural Network-Based Mapping of Deep Neural Networks onto Network-on-Chip Architectures .	760
Md Farhadur Reza ( <i>Eastern Illinois University, USA</i> ) and Dominik Cloud ( <i>Eastern Illinois University, USA</i> )	
Adaptive Gradual Quantization with a Custom RISC-V SIMD Accelerator .....	768
Zongcheng Yue ( <i>The University of Auckland, New Zealand</i> ), Dongwei Yan ( <i>The University of Auckland, New Zealand</i> ), Sean Longyu Ma ( <i>The University of Auckland, New Zealand</i> ), and Chiu-Wing Sham ( <i>The University of Auckland, New Zealand</i> )	
COPA: Cost and Performance Aware Traffic Engineering Framework in Multicloud SD-WAN .....	772
Venkateshwaran Dorai ( <i>Zscaler, USA</i> )	

## B17: Edge-AI and Resilient SoC Design for Autonomous and Secure Systems

Robbit: A User-Friendly and Two-Wheeled Self-Balancing Robot using an FPGA .....	780
<i>Daichi Kumagai (Institute of Science Tokyo), Komei Kodera (Institute of Science Tokyo), Yuya Iwata (IBEX Technology Co.,Ltd), and Kenji Kise (Institute of Science Tokyo)</i>	
Analytical Modeling of Task Allocation for Distributed Anthropomorphic Robots in Mission-Critical Environments .....	788
<i>Zhishang Wang (University of Aizu, Japan), Yassine Khedher (University of Aizu, Japan), Khanh N. Dang (University of Aizu, Japan), Michael Cohen (Higashi Nippon International University, Japan), and Abderazek Ben Abdallah (University of Aizu, Japan)</i>	
F2MKDC: Fog-Enabled Federated Learning with Mutual Knowledge Distillation and Clustering for Data Distribution-Based Collaborative Learning .....	796
<i>Takuya Nomura (Saitama University, Japan), Yusuke Yamasaki (The University of Tokyo, Japan), Shintaro Hosoi (Institute of Technologists, Japan), Hideki Takase (The University of Tokyo, Japan), and Takuya Azumi (Saitama University, Japan)</i>	
Evaluating Four FPGA-Accelerated Space Use Cases based on Neural Network Algorithms for On-Board Inference .....	804
<i>Pedro Antunes (Kungliga Tekniska högskolan, Sweden), Muhammad Ihsan Al Hafiz (Kungliga Tekniska högskolan, Sweden), Jonah Ekelund (Kungliga Tekniska högskolan, Sweden), Ekaterina Dineva (KU Leuven, Belgium), George Miloshevich (KU Leuven, Belgium), Panagiotis Gonidakis (KU Leuven, Belgium), and Artur Podobas (Kungliga Tekniska högskolan, Sweden)</i>	
<b>Author Index .....</b>	<b>813</b>