

2025 22nd International SoC Design Conference (ISOCC 2025)

**Busan, South Korea
15-18 October 2025**



**IEEE Catalog Number: CFP2569E-POD
ISBN: 979-8-3315-8643-0**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2569E-POD
ISBN (Print-On-Demand):	979-8-3315-8643-0
ISBN (Online):	979-8-3315-8642-3
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A Low-Power Bandgap Reference with Curvature Correction Scheme from -50°C to 140°C	1
<i>Minsaeng Kang, Jee-Ho Park, Su-Hyun Park, Yeong-Jin Mo, Seong-Jin Kim</i>	
A Gilbert Cell Mixer using Cross-Coupled Capacitors for Differential Detection in 65-nm CMOS	3
<i>Itsuki Tanaka, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine</i>	
A Compact, Low-Jitter, and Low-Power Type-I Sampling PLL with a Modified Master-Slave Phase Detector in 16nm FinFET.....	5
<i>Rui-En Li, Yu-Lung Lo, Yi-Cheng Liao</i>	
Run-Time Jitter Minimization for Ping-Pong All-Digital PLL.....	7
<i>Hsiang-Kai Teng, Shi-Yu Huang</i>	
A High-Linearity 2-In-1 Humidity and Gas Sensor with Dual Voltage-to-Frequency Architecture.....	9
<i>Tzung-Je Lee, Yu-Hsiang Tseng, Huei-Teng You</i>	
A Compact Ring-Oscillator-Based Temperature Sensor Consuming 8.5 nW at a 0.6 V Supply	11
<i>Jaehyeok Im, Young-Ha Hwang</i>	
Gm-C Notch Filter for Minute Phase Difference Measurement Circuit.....	13
<i>Takumi Ohashi, Akio Shimizu, Yohei Ishikawa, Takuro Noguchi</i>	
Fully On-Chip Isolated Gate Driver IC for Efficient Power Control.....	15
<i>L. S. S. P. Kumar Chodiseti, Yun-Che Chang, Mitch Ming-Chi Chou, Chua-Chin Wang</i>	
A 1200 V AGD with Voltage Regulator and Deadtime Control using 0.5-um GaN Process.....	17
<i>Tzung-Je Lee, Jyu-Heng Chen, Zi-Yi Wang</i>	
A High Stability LDO with High Power Supply Rejection Ratio and Low Temperature Drift	19
<i>Zhiyi Li, Hua Fan, Dagang Li</i>	
A 89.7dB SNDR Second-Order Noise-Shaping SAR ADC with Passive-Active Hybrid Loop Filter	21
<i>Yun-Chieh Chang, Chuang-Hsuan Chueh, Hsin-Liang Chen, Jen-Shiun Chiang</i>	
A 12-Bit 60-MS/s 5.31 fJ/Conv.-Step Asynchronous Secure SAR ADC with Random Shuffling Technique	23
<i>Seung C. Jung, Young-Ha Hwang</i>	
A 10-Bit SAR Facilitated Digital-Slope Analog-to-Digital Converter for PNN Systems	25
<i>L. S. S. P. Kumar Chodiseti, Che-Yu Lee, Yen-Jung Lin, U.-Fat Chio, Chua-Chin Wang</i>	
A Novel System-Level Framework of Co-Optimizing CIC Filter and Delta-Sigma Modulator	27
<i>Yejin Hwang, Jaehyun Kim, Taewook Kang</i>	
A Balanced Multiplier Design using Novel Parallel Adder for Optimized Performance and Energy	29
<i>Kaeun Lim, Youngmin Kim</i>	
Design of a Dadda Approximate Multiplier with an Error Recovery Module for Enhanced Accuracy	31
<i>Jonzmin Jeon, Younzmin Kim</i>	
Design of High-Density and Low-Power Approximate Adders	33
<i>Novi Prihatiningrum, Yeongkyo Seo</i>	

A Pass-Transistor Logic-Based Hybrid Approximate Full Adder Composition with Reduced Error.....	35
<i>Yonghwan Choi, Jungu Kang, Yeongkyo Seo</i>	
Implementation of a Quaternary Message Passing Low-Density Parity-Check Decoder	37
<i>Oliver Griebel, Alexander Sauter, Gianluigi Liva, Norbert Wehn</i>	
A Design Generator for FFT Processor using Chisel.....	39
<i>Gangwei Gu, Shuai Zhou, Guantao Wang, Jiekai Chen, Nianxiong Tan</i>	
Diverse Sharpness-Aware Minimization for Machine Learning Force Fields in Semiconductor Simulations.....	41
<i>Dong-Hee Shin, Young-Han Son, Tae-Eui Kam</i>	
A Generic Elliptic Curve Cryptography Coprocessor Over Prime Fields	43
<i>Jiekai Chen, Shuai Zhou, Nianxiong Tan</i>	
Configurable Butterfly Unit Architecture for CKKS-Based Fully Homomorphic Encryption.....	45
<i>Quang D. Truong, Hanho Lee</i>	
FPGA-Based VAE for Unsupervised Intrusion Detection System in Network Flow Features.....	47
<i>Najmi A. Feryputri, Azita N. Noorazlina, Elisabeth F. Situmorang, Sinekar Lintang, Infall Syafalni, Nana Sutisna, Trio Adiono</i>	
A Double Negative G_m -based LC Chaotic Circuit for a Random Number Generator	49
<i>Wan-Yi Lee, Tai-Cheng Lee</i>	
BASIC_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I.....	51
<i>Hyun W. Kang, Ji W. Choi</i>	
LunaISS: A RISC-V Simulator for Branch Predictor Validation and Interval-Based Profiling.....	53
<i>Yi-Teng Zhuang, Pei-Shan Hsiao, Chung-Ho Chen</i>	
Novel Approximate Data Bus Inversion Design with Enhanced Majority Detection Accuracy.....	55
<i>Raein Lee, Yeongkyo Seo</i>	
FlexStream: A Burst-Merging and Area-Efficient Pipelined Transpose DMA for NPUs.....	57
<i>Chin-Cheng Wei, Wei-Chun Tu, Pei-Yu Liu, Ping-Hsuan Lee, Chung-Ho Chen</i>	
A Function Unit-Aware Frontend Architecture for Multi-Threaded Neural Processing Unit.....	59
<i>Jaeyoung Kong, Jeongwoo Park</i>	
A Broadcast-Based Fully Parallel Test Architecture for Processing-in-Memory	61
<i>Youngki Moon, Juyong Lee, Nayeun Kim, Yeonho Choi, Seung H. Shin, Sungho Kang</i>	
MRAM In-Memory Computing with Periodic Margin Boost and INL Cancellation.....	63
<i>Shuyu Wang, Zhenghan Fang, Haoran Du, Hao Cai</i>	
3D FeNAND Array Interface Circuits for Compute-in-Memory Applications	65
<i>Young-Jun Yu, Jihoon An, Ik-Jyae Kim, Byungsub Kim, Jang-Sik Lee, Dong-Woo Jee</i>	
Implementation of Dynamic and Adaptive Approximate Storage Enabling Energy Conscious Non-Volatile SRAM for Image Processing and On-Device Learning	67
<i>Kimiyoshi Usami, Shunkichi Hata, Takumi Kikuchi</i>	
22nm 2-128Mb STT-MRAM Compiler with Inbuilt OTP, 32uA Standby Current and <5us Self-Wakeup.....	69
<i>A. Antonyan, S. Kumar, V. Kumar, B. Prickett, D. Nguyen, H. Harshul, A. Dang</i>	

Ferroelectric Tunnel Junction for CMOS-Compatible Low Power Neuromorphic SoC Applications: Modelling and Simulation Framework.....	71
<i>Huiseong Shin, Myeongjae Choi, Subin Lim, Changwoo Han, Hyeonjung Park, Junseok Kim, Changhwan Shin</i>	
Thermal Analysis of SFQ Circuits Designed for the ADP2 Fabrication Process	73
<i>Asahi Saito, Pratiksha Mundhe, Iori Ishikawa, Koji Inoue, Ilkwon Byun</i>	
A Compact CMOS Pixel Circuit for Interfacing Micrometer-Scale Electrochemical Reactions	75
<i>Sangmin Oh, Ji-Min Oh, Woo-Bin Jung, Young-Ha Hwang</i>	
A Charge-Stabilized Passive Pixel Photodiode Array	77
<i>Hae-Chan Oh, Sin-Won Kim, Dong-Woo Jee</i>	
Fully-Differential Integrator Based On-Chip Current Sensor for SiC MOSFET	79
<i>Jungeun Park, Hyunki Park, Jaemyung Lim</i>	
An Area-Efficient Mixed-Precision Accelerator with Output-Error-Based Quantization for ViT.....	81
<i>Subin Park, Juhyuk Ahn, Soomin Rho, Kwangrae Kim, Ki-Seok Chung</i>	
Efficient Inference in Diffusion Models via Step-Aware Skip Branch Allocation	83
<i>Seong J. Oh, Dahun Choi, Hyun Kim</i>	
Q3.5-Format LUT-Based GELU Accelerator	85
<i>Shaown Mojumder, Emil Matus, Gerhard Fettweis</i>	
A Trust-Minimized Platform for Secure AI Accelerator Integration	87
<i>Friedrich Pauls, Sebastian Haas, Yogesh Verma</i>	
Error Characterization of Exact Quantum Multipliers Under NISQ Noise Models	89
<i>Hyunjoon Shin, Yongtae Kim</i>	
NS-SC:Near-Sensor Stochastic Computing System in STT-MRAM for Image Processing	91
<i>Huanghui Wang, Hao Cai</i>	
Spin-Orbit Torque-Driven Markov Chain Carrier	93
<i>Min Wang, Jinhao Li, Hongchao Zhang, Yuanfu Zhao, Zhaohao Wang</i>	
Efficient SNN Acceleration using Generalized Strassen Matrix Multiplication.....	95
<i>Ryan Brinson, Heng Zhou, Guangyu Jiang, Rhimesh Lwagun, Weiling Li, Yan Fang</i>	
Workload-Aware Dispatching in Near-Memory GPGPU Systems with IPC-Based Scheduling.....	97
<i>Lih-Yih Chiou, Zhong-Kai Zheng, Shun-Hsiu Hsu, Hsiang-Hao Hsu</i>	
Comparative Study of Edge Deployment of LLM on Arm and RISC-V SBC Clusters	99
<i>Tay-Jyi Lin, Bo-Chen Liao, Chih-Yen Liao, Kai-Siang Shih, Chingwei Yeh, Peng-Sheng Chen, Shih-Chieh Chang, Tien-Fu Chen, Jinn-Shyan Wang</i>	
LLM on FPGA: Squeezing Language Models by Quantization and Multi-Query Attention and Its Efficient Hardware Architecture.....	101
<i>Seoyoon Chae, Taewook Kang</i>	
Fault-Severity-Aware and Approximate Recovery for Low-Cost Fault Tolerance in DNN Systolic Arrays.....	103
<i>Tong-Yu Hsieh, Wei-Zhi Chang, Wei-Ji Chao</i>	

LoRA-PIM: In-Memory Delta-Weight Injection for Multi-Adapter LLM Serving.....	105
<i>Soeun Choi, Jaehyeong Sim</i>	
Efficient Graph Index Updates for ANNS with Near-Data Processing	107
<i>Sung Y. Yoo, Hyeong J. Kim, Tae H. Han</i>	
Synthesizers with Loading for Inject Amplitude of Phase-Locked Loop on Operational Amplifier.....	109
<i>Wen-Cheng Lai</i>	
A Precision Bandgap Reference with 0.8 ppm/°C TC for Wide-Temperature SoC Applications.....	112
<i>Geonwoo Kim, Minho Seo, Jaeyeong Ha, Taegun Yim, Hongil Yoon</i>	
A 429 pW, 0.3 V CMOS Voltage Reference with Pre-Regulation Stage Achieving High PSRR and 0.079%/V Line Sensitivity for Low-Power IoT Systems	114
<i>Jaeyeong Ha, Geonwoo Kim, Hongil Yoon</i>	
A Digital LDO with Single-VCO-Based Time Quantizer for Fast Load-Transient Response.....	116
<i>Sungjun Moon, Jong H. Chae, Inho Park</i>	
A Hybrid Dual-Path Buck Converter Relaxing Duty Cycle Control for Li-Ion Battery Applications	118
<i>Jong H. Chae, Sungjun Moon, Inho Park</i>	
Design of Constant Current Control for Automotive LED Driver using Dual-Side Current Sensing	120
<i>Jian-Yu Chen, San-Fu Wang, Xia-Zhen Yen, Hsiao-Hsing Chou</i>	
Time-to-Digital Converter for Impluse Radio Pulse Width Modulation	122
<i>Hyunki Park, Jaemyung Lim</i>	
A Switched Capacitor Current-Mode Sliding Controller for Active Cell Balancing using Bidirectional DC-DC Converters	124
<i>Zi J. J. Wong, Thanh T. Ha, Yannick Guedon, Liter Siek, Daniel P. Poenar</i>	
GaN-Based Three-Level Flying Capacitor Buck-Boost Converter for Automotive LED Headlamp.....	126
<i>Seunggyun Ha, Jeongjin Roh</i>	
Lumped Model of TGVs using a Transmission Line Approach with Pitch Variation	128
<i>Donghyun Uhm, Jaemyung Lim</i>	
Thermal Impact of TSV Misalignment and Micro-Bump Height in 3D IC Packages.....	130
<i>Jaeyoung Choi, Jaemyung Lim</i>	
Low-Power SC Bit-Serial DAC with Positive and Negative Polarity Output	132
<i>Nobukazu Tsukiji, Eito Minami, Yuki Koshi, Jianglin Wei, Haruo Kobayashi</i>	
A 12-Gb/s Low-Power Transceiver with CTLE and Modified FFE for LPDDR Interfaces.....	134
<i>Jongyeol Lim, Jaeyeong Ha, Suna Lee, Hongil Yoon</i>	
Supply-Noise-Tolerant Signaling Scheme using Inter-Lane-Referenced Common-Mode NRZ and Differential PAM-4 for Die-to-Die Interfaces	136
<i>Yoona Lee, Woo-Seok Choi</i>	
A 24Gb/s 0.39pJ/b PAM-3 Single-Ended Receiver Summer Merged TIA for Memory Interface.....	138
<i>Yoonsang Lee, Gyuwon Jeon, Jongchan An, Gwangmyeong An, Songi Cheon, Junyoung Song</i>	
A 16Gb/s Single-Ended Burst-Mode Transmitter using GRS in 28-nm CMOS.....	140
<i>Ha-Jung Park, Woo-Seok Choi</i>	

A 16 Gbps Add-On Type PI-Based CDR for Out-of-Band Jitter Tolerance Boosting	142
<i>Hyunsu Jang, Jongchan An, Gwangmyeong An, Myeongju Park, Yoonsang Lee, Jinsoo Bae, Mingyun Kim, Junyoung Song</i>	
Fast 64-Bit Integer Multipliers for FPGAs	144
<i>Takumi Hikino, Wakana Ohashi, Hiroyuki Tomiyama</i>	
Runtime-Configurable Off-Stream NTT/INTT Circuit Design for Post-Quantum Cryptography	146
<i>Yu-Shiang Lin, Chang-Jun Lin, Yu-Che Tsai, Shih-Hsu Huang, Po-Yuan Chen</i>	
DFI Performance Monitor for LPDDR4X in 12 nm FinFET	148
<i>Johannes Feldmann, Lukas Steiner, Christian Weis, Norbert Wehn</i>	
Compression to Colocate: Enabling Tag and Data Colocation via Data Compression in DRAM Cache	150
<i>Sanghyun Hong, Yoojin Kim, Jungrae Kim</i>	
Hardware Optimization of Modular Reduction Unit for Barrett-Based R-LWE in FPGA	152
<i>Youngbeen Ko, Youngmin Kim</i>	
Improving CNN-Based Pad Defect Classification with Enhanced Preprocessing Techniques	154
<i>Chia-Feng Chien, Ming-Wei Chen, Yin-Chen Chang, Yung-Chih Chen, Yan-Hsiu Liu, Hao-Chiang Shao, Chia-Wen Lin, Yi-Ting Li, Wuqian Tang, Chun-Yao Wang</i>	
Hidden Refresh: Reducing DRAM Refresh Overheads for Improved Performance	156
<i>Hyunseo Lim, Yesin Ryu, Jungrae Kim</i>	
Area-Efficient Hardware Implementation of Simulated Annealing for Ising Model Based on Stochastic Computing	158
<i>Thai N. Nguyen, Yu-Hsiang Huang, Shao-I Chu, Bing-Hong Liu</i>	
FPGA Accelerator Architecture for Vision Mamba Based on Memory Access Optimization	160
<i>Hasitha M. Waidyasooriya, Kyosuke Hirose, Daisuke Tanaka, Masanori Hariyama</i>	
An FPGA Architecture for MLP-Mixer in Image Recognition Tasks	162
<i>Seonghyeok Kim, Hasitha M. Waidyasooriya, Daisuke Tanaka, Masanori Hariyama</i>	
Mini CAM-Based Redundancy Architecture for Reducing Area Overhead	164
<i>Junwoo Gwak, Hayoung Lee</i>	
A Novel 4-Bit CMOS Based Full Adder for Low-Power IoT and Edge Computing Applications	166
<i>Vikash Vishwakarma, Amit Mittal, Brij B. Gupta, Kwok T. Chui, Santosh K. Vishvakarma</i>	
Priority-Based Fault Reordering for Reducing Memory Repair Time	168
<i>Siyeong Park, Hayoung Lee</i>	
Area-Efficient Reconfigurable Pooling Hardware	170
<i>Jiho Park, Jeonghun Son, Kyoduk Ku, Hoyoung Yoo</i>	
ASCON-Hash Core with I/O Serialization for Compact Hardware Implementation	172
<i>Ahmad M. Firdaus, Arkan D. R. Noor, Najmi A. Feryputri, Muhammad O. Hasanuddin, Infall Syafalni, Nana Sutisna, Trio Adiono</i>	
Comparative Study of Softmax IC Designs using Process-Independent Unified Efficiency Index	174
<i>Min-Yu Lin, Ting-Yi Chan, Hsiao-Jung Lin, Jinn-Shyan Wang, Shih-Chieh Chang</i>	

Reducing Data Transfer Overhead with CXL-Based Near-Data Processing for LLM Inference.....	176
<i>Woo H. Kim, Han S. Kim, Tae H. Han</i>	
FPGA-Based Integer-Only Hardware Accelerator for YOLOv3-Tiny Model.....	178
<i>Jonghyun Kim, Jaemyung Kim, Jin-Ku Kang, Yongwoo Kim</i>	
Mr.CIM: A 21 TOPS/W CMOS Memristor-Based Analog Compute-In-Memory Macro with 1V Write Voltage.....	180
<i>Kyung-Deok Kim, Jaehyeok Im, Ji-Min Oh, Young-Ha Hwang</i>	
Weight Sharing for Array-Efficient CNN Inference in Compute-In-Memory Architectures.....	182
<i>Johnny Rhe, Jong H. Ko</i>	
Design Space Exploration of Precision-Scalable Convolutional Neural Network Accelerators for Edge Device Inference	184
<i>Vincent A. F. Baguio, Carl A. P. Oliva, Anastacia B. Alvarez, Adelson N. Chua, Fredrick A. R. Galapon, Allen J. A. Tan, Lawrence R. A. Quizon</i>	
Efficient Privacy-Preserving Federated Learning with Sensitivity-Based Selective Homomorphic Encryption	186
<i>Yewon Jeong, Woo-Seok Choi</i>	
A Design for Tolerating Multiple Faults in Processing-in-Memory	188
<i>Yunje Hwang, Seung H. Shin, Hayoung Lee</i>	
Enhancing Robustness of Analog SNN for Keyword Spotting Inference	190
<i>Ilhuan Choi, Woo-Seok Choi</i>	
Evaluating Top-K Sparsification and PowerSGD for Communication-Efficient Distributed Training.....	192
<i>Jason J. Lee, Woo-Seok Choi</i>	
Error-Resilient Binary Neural Network Inference Based on Gradient-Based Selective Recompute.....	194
<i>Jaeho Kim, Sae-Byeok Jeong, Tae-Hwan Kim</i>	
Balun-Embedded Differential SPDT Switch with Double Isolation using 65-nm CMOS Process for 5G FR2 Applications	196
<i>Seungjong Moon, Jaehyun Kwon, Jaeyong Lee, Changkun Park</i>	
A 20-GHz Divider Chain on 40-nm CMOS Technology.....	198
<i>Jongwon Moon, Minjae Lee</i>	
Plotronix: A Comprehensive Tool for 2-D Data Visualization and Analysis in Semiconductor Applications.....	200
<i>Feiyang Shen, Ruoyu Tang, Qing Zhang, Chao Wang, Yuhang Zhang, Kain L. Low, Yongfu Li</i>	
Lunaverse: A Scriptable SoC Virtual Platform.....	202
<i>Liang-Chou Chen, Yu-Yu Hsiao, Chung-Ho Chen</i>	
A 4-Terminal Approach to Validating Charge Conservation in MOSFET Compact Models	204
<i>Ealwan Lee, Sungjin Kim, Jisung Jang, Yeonjae Jung</i>	
A Unified Architectural Framework for Reliable and Performance-Consistent Dual-ISA SoCs.....	206
<i>Xinyu Liu, Yang Ren, Nianxiong Tan</i>	
A Broadband 5G Millimeter-Wave PA Fully-Integrated with T/R Switch in 22nm CMOS FDSOI.....	208
<i>F. Silva, C. Sweeney, D. Y. C. Lie, L.-W. Ouyang, J. Lopez</i>	

Eight-Phase Oscillator using S-Shaped Transmission Line.....	210
<i>Sheng-Lyang Jang, Ching-Yen Huang, Wen-Cheng Lai</i>	
Clock Skew Scheduling for FSM Protection Under Setup-Time Violation-Based Fault Attacks.....	212
<i>Chang-Jun Lin, Shih-Hsu Huang</i>	
A New Approach to Hybrid Delay Test using Shared Observe Points	214
<i>Jaehyun Kim, Sangjun Lee, Laesang Jung, Hanseong Cho, Sungho Kang</i>	
An Online Testing Scheme for PIM using Pipeline Register Pair Comparison.....	216
<i>Yunsik Kim, Hayoung Lee</i>	
CRADLE: Conversational RTL Design Space Exploration with LLM-Based Multi-Agent Systems.....	218
<i>Lukas Krupp, Maximilian Schöffel, Elias Biehl, Norbert Wehn</i>	
Self-Referential Programming for Speech Command Recognition on a PIM Inference SoC	220
<i>Jianzi Jin, Youngseo Kim, Hyuk Han, Yoonpyo Hong, Sounghyun Moon, Cimang Lu, Sanghyeon Kim, Choonghyun Lee</i>	
TianU: A Multimodal Accelerator with Fine-Grained Processing Unit Scheduling for Efficient Inference	222
<i>Aisen Xie, Shouzhong Peng, Liang Chang</i>	
AE-Guide: Attention and Entropy Guided Visual Token Dropping for Accelerating High-Resolution Vision-Language Models.....	224
<i>Gilha Lee, Hyun Kim</i>	
GATHER: A Gated-Attention Accelerator for Efficient LLM Inference.....	226
<i>Eunjin Lee, Eunseo Kim, Eunjoung Yoo, Jaehyeong Sim</i>	
Memory-Efficient Depthwise Convolution Accelerator with Run-Length Coding	228
<i>Chaebin Lee, Jaeseong Kim, Dayoung Lee, Seung E. Lee</i>	
Leakage-Based Temperature Sensor with Incremental Analog-to-Digital Converter.....	230
<i>Yeonsu Kim, Myunghyun Jeon, Su-Hyeon Kim, Jae-Won Nam</i>	
FPGA-Accelerated Neural Network Inference via a μ kernel-Enabled Bytecode Interpreter	232
<i>Sangcheol Park, Suhwan Park, Jin-Ku Kang, Yongwoo Kim</i>	
Twiddle-Factor Generation using Reused Butterfly Array for Fully Homomorphic Encryption	234
<i>Muhammad O. Hasanuddin, Hanho Lee</i>	
Design and Evaluation of Low-Depth Approximate Quantum Computing.....	236
<i>Taegyun Kim, Jungu Kang, Yeongkyo Seo</i>	
Evaluation of Memory Capacity and Performance in Oscillator Reservoir with Different Nonlinearities	238
<i>Yasufumi Kajino, Yoko Uwate, Yoshifumi Nishio</i>	
Chaotic Time Series Prediction via ESN with Decorrelated Reservoir Dynamics	240
<i>Hyuga Katsura, Yoko Uwate, Yoshifumi Nishio</i>	
Design of an Electronic Circuit Bursting Neuron Model Based on the Concept of Ergodic Sequential Logic Neuromorphic Circuit.....	242
<i>Ryota Otawa, Hiroyuki Torikai</i>	

An FPGA-Based Ergodic Sequential Logic Spiking Neural Network for Reinforcement Learning.....	244
<i>Yuki Matsushima, Hiroyuki Torikai</i>	
Pipelined and RNS Implementations of Fibonacci Q-Matrix Based Encryption/Decryption Circuits Design.....	246
<i>Tso-Bing Juang, Huang-Sen Chiu</i>	
Standard and High-Voltage MOS Class-E Power Amplifier Design.....	248
<i>Roberto Cancelli, Gianfranco Avitabile</i>	
A Multi-Level Simulation Framework of RIS Circuit Non-Idealities	250
<i>Stefano Lioce, Ka L. Man, Gianfranco Avitabile</i>	
Street Detection Gaussians: An Approach for Efficient Real-Time 3D Scene Reconstruction	252
<i>Yu Du, Ho-Pun Lam, Ka L. Man, Xinyue Zhang, Jeremy S. Smith</i>	
Multimodal Scene Augmentation Framework on Edge Platforms for Autonomous Driving.....	254
<i>Xinyue Zhang, Fengyufan Yang, Yuxuan Zhao, Erick Purwanto, Ka L. Man, Jeremy S. Smith, Yutao Yue</i>	
Generalized Performance Analysis of Class-EF Inverter	256
<i>Tomoya Shiono, Yutaro Komiyama, Kien Nguyen, Hiroo Sekiya</i>	
Influence of Memristor Dopant Mobility on Chaotic Circuit Dynamics.....	258
<i>Taishi Segawa, Yoko Uwate, Yoshifumi Nishio</i>	
Hysteresis Characteristics of a Linear Memristor in Van Der Pol Oscillators Coupling System.....	260
<i>Keizo Kubota, Yoko Uwate, Yoshifumi Nishio</i>	
An FPGA-Based Simulator for Hematopoietic Stem Cell Dynamics Based on Ergodic Sequential Logic.....	262
<i>Momoka Aiba, Hiroyuki Torikai</i>	
Two-Tone Suppression of Ergodic Sequential Logic FPGA Cochlear Model.....	264
<i>Neo Ogawa, Hiroyuki Torikai</i>	
Evaluation of Genetic Algorithms Incorporating Social Behavior of Naked Mole Rat.....	266
<i>Naoki Yoshida, Yoko Uwate, Yoshifumi Nishio</i>	
Mixed-Precision Neural Network Quantization with Quantum-Inspired Annealers	268
<i>Cing-Yuan Lai, Chin-Fu Nien, Lien-Po Yu, Chao-Sung Lai</i>	
Heart Rate Estimation from FMCW Radar using CNN Autoencoder–Transformer for Motion Artifact Mitigation.....	270
<i>Shin-Chi Lai, Shang-Sian Wu, Szu-Ting Wang</i>	
A Novel Data Strobe Synchronization Scheme for DRAM Interfaces in 12nm FinFET Technology	272
<i>Mohammadreza Esmaeilpour, Marco Mestice, Jan Lappas, Hussien Abdo, Christian Weis, Norbert Wehn</i>	
A 3.2–12.8 Gbps 16–Lane PRBS Generator for Memory Interface Testing in 28nm CMOS	274
<i>Min-Gi Seo, Young-Jun Byun, Gyungsu Byun</i>	
A 32-Gb/s Energy-Efficient Baud-Rate CDR with Background Quadrature-Skew Correction and Eye-Margin Optimization with Single Error Sampler	276
<i>Jin-Seok Heo, Jihee Kim, Woo-Seok Choi</i>	

AMP-Less Charge Pump with Low Current Mismatch and Wide Output Voltage Range for Low-Voltage Power Supply PLL	278
<i>Jinsoo Bae, Gwangmyeong An, Hyunsu Jang, Mingyun Kim, Myeongju Park, Junyoung Song</i>	
A 24Gb/s Switched-Capacitive Peaking for PAM-3 Transmitters with Transition-Level Adaptation.....	280
<i>Yoonsang Lee, Myeongju Park, Hyunsu Jang, Jongchan An, Gwangmyeong An, Songi Cheon, Junyoung Song</i>	
Design of Static-Current-Free PAM-3 Transmitter for TSV I/O Interfaces.....	282
<i>Sun-Young Kang, Won-Young Lee</i>	

Author Index