

2025 IEEE Asian Solid-State Circuits Conference (A-SSCC 2025)

**Daejeon, Republic of Korea
2-5 November 2025**

IEEE Catalog Number:
ISBN:

CFP25SSC-POD
979-8-3315-8632-4



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25SSC-POD
ISBN (Print-On-Demand):	979-8-3315-8632-4
ISBN (Online):	979-8-3315-8631-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

A 0.07μJ/pixel 4K 30fps Video AI Inference Accelerator with Video Transmission Functionality for Real-Time Edge Devices	1
<i>Yuya Omori, Daisuke Kobayashi, Hiroyuki Uzawa, Shuhei Yoshida, Yusuke Horishita, Saki Hatta Yuko Iinuma, Tomoki Onoe, Koyo Nitta, Ken Nakamura</i>	
An Aging-Robust 32MHz RC Frequency Reference with 0.4ppm Allan Deviation and ±1550ppm Inaccuracy from -40°C to 125°C after a 1-Point Trim	4
<i>Sining Pan, Junlong Zeng, Xiaohan Liu, Yihang Cheng, Kofi. A. A. Makinwa, Huaqiang Wu</i>	
EdgeFTX: A 22 nm 3.6 mW Edge Attention-Free Transformer Accelerator with Non-Blocking Scheduling	7
<i>Mingbo Hao, Ruidong Li, Zhihao Yan, Tuo Li, Guoqing Li, Kaiyue Yang, Cai Li, Weiwei Shan</i>	
Multi-band LPWAN Transceiver with Two-step Wake-up Receiver and Switched Capacitor PA Based Transmitter Achieving -125 dBm sensitivity, 6.7 uW at 1 s wake-up latency, and 1 Mbps BFSK modulation	10
<i>Thinh Tran-Dinh, Hafiz Usman Mahmood, Jinglong Xu, Keun-Mok Kim, Kyung-Sik Choi, Jaeheon Lee Jinho Ko, Sang-Gug Lee, Jusung Kim</i>	
MIDAS: An Energy-Efficient Microscaling Digital Compute-In-Memory-Based Accelerator with Spatio-Temporal Cyclic Alignment for Generative AI Inference	13
<i>Jiwon Choi, Seongyon Hong, Wooyoung Jo, Wonhoon Park, Sunjoo Whang, Sangjin Kim, Hoi-Jun Yoo</i>	
A 22Gb/s-54Gb/s Reconfigurable PAM-2/4/8 DSP-based Transmitter with 14-tap Feedforward Equalization	16
<i>Seung-Mo Jin, Dong-Ho Kim, Kwang-Ho Lee, Haram Ju, Gyu-Seob Jeong, Woorham Bae, Jaeduk Han Min-Seong Choo</i>	
A High-Efficient 154GHz 4TX/4RX FMCW Radar Chipset in 65nm CMOS	19
<i>Sunghwan Park, Yudai Yamazaki, Carrel de Gomez, Chenxin Liu, Jun Sakamaki, Hiroyuki Sakai Kazuaki Kunihiro, Kenichi Okada</i>	
A 6.5-to-12.5Gb/s Reference-Less Dual-Loop CDR with Adaptive Injection Gain Switching and Self-aligned Injection Phase Detection in 28nm CMOS	22
<i>Minsu Park, Jahoon Jin, Sangdon Jung, Hyunki Park, Jung-Hoon Chun</i>	
A - 247.4dB Jitter-FoM Ring-VCO-based SSPLL with Discrete-Time Phase Noise Cancellation and Adaptive Gain Mismatch Adjustment	25
<i>Zhen Li, Mingxuan Zheng, Fan Yang, Xing Quan, Yongqian Du, Xiaodong Zhao, Yuanyuan Cui Xunying Zhang</i>	
A 890-nW Dual-Mode Reconfigurable Front-End with Dynamic Compensation Feedback Circuits for Multimodal V/R/I/C Sensing	28
<i>Ting Zhou, Chao Wang, Jiajie Huang, Jian Zhao, Jinghua Zhang, Yong Lian, Yongfu Li</i>	
A Coherent Polar PT-RX for 32-APSK/16-QAM/GFSK Demodulation with High ACR and Relaxed I/Q Generation	31
<i>Xuansheng Ji, Liqun Feng, Qianxian Liao, Woogeun Rhee, Zhihua Wang</i>	
A BLE-to-BLE FDD Backscattering Tag with Harmonic Rejection Uplink and Sub-Sampling Phase-Tracking Downlink Supporting Multi-Tag Communication	34
<i>Yanshu Guo, Wenqiang Huang, Guo Wei, Xuanyan Liu, Zhihua Wang, Yuanjin Zheng, Hanjun Jiang</i>	

802.11b/g Backscattered Transmitter Enabling OFDM and Highly-Scalable 1-18 Mbps Datarate and 0.34-3.67 pJ/bit Energy	37
<i>Ruiyuan Yang, Karim Ali, Hong Hanh Hoang, Massimo Alioto</i>	
A 26.2-41.3 GHz Temperature-Compensated LNA with Phase-Invariant Loss-Tunable Output Matching Achieving ± 0.0011 dB/°C Gain Variation Across -55°C to 125°C	40
<i>Tao Zhang, Dong Liu, Haibin Yang, Xiaoxian Liu, Qijun Lu, Bei Liu, Xin An, Lisheng Chen, Zhangming Zhu</i>	
An 18.4Gb/s/pin Simultaneous Bidirectional Transceiver for Post HBM4 Using 4-Phase Hybrid Timing Alignment and Dual Equalization in 1b-nm DRAM Technology	43
<i>Minchang Kim, Hankyu Chi, Sooncheol Kwon, Icsu Oh, Seulgi Kim, Heewoong Song, Daeho Yun Jaehong Jeong, Daejoon Kim, Kichul Hong, Jeonghyun Park, Woo-Seok Choi, Hae-Kang Jung Inchul Jeong, Hyungsoo Kim, Jonghwan Kim</i>	
A 0.081-pJ/bit/dB 17-Gb/s/Pin Transmitter for Low-Power Memory Interfaces with Charge Pump-Aided Sub PreEmphasis Coping with Worst-Case Patterns	46
<i>Jongchan Lee, Yong-Gyu Yu, Joo-Hyung Chae</i>	
22-nm Ultra-High-Speed Area-Efficient ECC using 5T Dynamic XOR/XNOR Gates for High-Performance SRAM Applications	49
<i>Daiki Kitagata, Kenichiro Takiguchi, Shunya Nagata, Kouji Satou, Daisuke Nakamura, Miki Tanaka Haruyuki Okuda</i>	
A 24-Gb/s/pin Single-Ended PAM-3 Transmitter With 8-bit/6-UI Encoding based partial-MTA for Low-Power Memory Interfaces	52
<i>Jaeyoon Kim, Sanghyuk Seo, Jusung Lee, Jaekwang Yun, Suhwan Kim</i>	
A 12-Gb/s Source-Synchronous Single-Ended PAM-4 Transceiver with Background Adaptive Crosstalk Equalizer	55
<i>DongArm Shin, Kuy Youn Chung, Sihoon Yang, SeongHwan Cho</i>	
A 1.2-MHz Bandwidth Multipath CMOS Hall Sensor with 1.4 % Sensitivity Variation and Aging Drift Compensation	58
<i>Tianxiang Qu, Xuecheng Yang, Wenhui Qin, Yun Sheng, Zhiliang Hong, Xiaoyang Zeng, Jiawei Xu</i>	
Optimizing SRAM Architecture for Arm GPU: A Case Study in the Role of Circuit-Microarchitecture Co-Design in Post-Moore Era	61
<i>Rahul Mathur, Andy Chen, Haidong Huang, Isidoros Sideris, Rajiv Sisodia, Ambavaram Reddy, Nikhil Gutti Antonio Cubeta, Yk Chong</i>	
A 4-24 Gb/s/wire Single-Ended NRZ Die-to-Die Transceiver with Low Latency for UCle Standard Package in 4nm FinFET	64
<i>Jisu Yook, Jahoon Jin, Younggyun Oh, Soo-Min Lee, Kyunghwan Min, Cheolhwan Lim, Woongki Min Seungjun Lee, Myung-Cheol Kim, Jinhun Park, Sungsik Park, Hiep Pham, Wanghua Wu, Xinglian Zhao Chih-Wei Yao, Qilin Gu, HyojunKim, Sangho Kim, Sangmin Yoo</i>	
A 7-level 18-wire-state Trio-signaling Transmitter for MIPI C-PHY 3.0 Interfaces	67
<i>Myeongjin Oh, Junyeong Lee, Kiwoon Kim, Jung-Hoon Chun</i>	
On-Chip Surround Power Delivery Using 25-Ratio SC DCDC Converter with 0.35-3.3V Output Range Achieving 92.3% Peak Efficiency	70
<i>Xuchu Mu, Yang Jiang, Xin Ming, Bo Zhang, Rui P. Martins, Pui-In Mak</i>	

A 94.6%/98.6% Peak Power/System Efficiency SIDO/DISO SC DC-DC Converter with Cross Regulation Suppression and Fast DVS for Load Stacking Applications	73
<i>Feiyu Li, Qishen Fang</i>	
A 300 W Soft-Switching GaN Buck-Boost Converter with Adaptive Bi-Directional GaN Driver Achieving 97.8% Power Efficiency for Movable Solar Panel Applications	76
<i>Longcheng Pi, Yuhang Zheng, Bin Chen, Wei He, Jianlong Lin, Taihai Chen, Xiang Gao, Lenian He Kai Huang, Xugang Ke</i>	
A 2.7V-Input 90.5%-Peak-Efficiency 6-Phase Integrated Voltage Regulator with 5% Current Sensing Error and Built-in Loop Stability Calibration	79
<i>Kui Tang, Wen Sun, Lin Cheng</i>	
A Multi-Level Runtime Reconfigurable Array (RTRA) for Multi-Program ML and DSP Acceleration in 16-nm CMOS	82
<i>Hongseok Lee, Tim Ling, Jack Burd, Yao-Kai Yang, Nian-Shyang Chang, Wen-Ching Chen, Chi-Shi Chen Tzi-Dar Chiueh, Michael Kuan-Tse Lee, Chia-Hsiang Yang, Dejan Marković</i>	
Birch: A Real-Time Accelerator for Multi-Task Mixed-Domain Extended Reality Perception Workloads	85
<i>Kathleen Feng, Kai Bartolone, Kartik Prabhu, Brianna McCole, Xingyu Ni, Siddhant Gupta Priyanka Raina</i>	
A 96pJ/Frame/Pixel and 61pJ/Event Anti-UAV System with Hybrid Object Tracking Modes	88
<i>Yuncheng Lu, Yucen Shi, Aobo Li, Zehao Li, Junying Li, Bo Wang, Tony Tae-Hyoung Kim</i>	
Garnet: A 10.1 mJ/iter 3DGS Modeling Accelerator with Gradient Similarity-based Skipping and Unified Volume Rendering Core	91
<i>Jongjun Park, Seryeong Kim, Seokchan Song, Wonhoon Park, Junha Ryu, Hoi-Jun Yoo</i>	
Simultaneous Ultrasound Powering and Communication System with Adaptive Backscatter Modulation for Bio Implants	94
<i>Conghao Gao, Weiran Chen, Zhenghao Li, Yiqing Lan, Zhengke Yang, Chenyuan Zhang, Xuye Wang Yida Li, Yipeng Lu, Longyang Lin, Jiamin Li</i>	
A Magnetolectric Wireless Power Transfer System with a 97.25%-Efficient Load-Adaptive CMOS Rectifier for Miniaturized Implants	97
<i>Yasemin Engür, Mingxiang Gao, Niels Kuster, Mahsa Shooran</i>	
A High-Precision, Power-and-Area-Efficient Stimulator ASIC with $\pm 11V$ Voltage Compliance and $\pm 5mV$ Charge Balancing for Implantable Adaptive Neuromodulation	100
<i>Zhang Qiu, Kangyu Su, Anh Tuan Nguyen, Zhi Yang, Yueming Wang, Jian Xu</i>	
A 12-Channel Multi-Electrode Temporal Interference Stimulation (Multi-TIS) Driver IC with High-Voltage Amplifier and Mismatch Calibration Technique	103
<i>Hye-Seon Choi, So-Hyun Lee, Myeong-Cheol Hyun, Jae-Ha Lee, Ji-Sun Lee, Myeong-Jun Kim Kyunghyun Jo, Seongjun Park, Jong-Seok Kim</i>	
A 24-Cell Battery Monitoring IC with No DC Current Injection without HV MOSFETs	106
<i>Guangqian Zhu, Zhiqian Zou, Xinming Huang, Yongyuan Li, Yang Liu, Zhangming Zhu</i>	
A 31.88 A /mm ² Digital Power Delivery with Surrounding Pass-gates Architecture based on Directional-Selective Nested Quadrant Section Control in 28nm CMOS	109
<i>Wonae Park, Junyeop Kim, Yuli Han, Gunmo Koo, Joo-Young Kim, Kunhee Cho</i>	

A Capacitor-free Hybrid-process LDO with Ultra-high Gain Amplifier and Super Source Follower for 0.297mV/A Load Regulation and 0.024mV/V Line Regulation	112
<i>Yu-Ting Huang, Tz-Wun Wang, Chi-Yu Chen, Po-Jui Chiu, KeHorng Chen, Philex Ming-Yan Fan</i>	
<i>Tsornng-Juu Liang, Hann-Huei Tsai</i>	
A Single-Trim CMOS Voltage Reference with 0.021% Accuracy and 2.16 ppm/°C TC from -40°C to 125°C	115
<i>Ziteng Chen Wanyuan Qu</i>	
A 0.014mm ² Phase-Detector-less Ring-Oscillator-based Multiplying Delay-Locked Loop with 8.8fSRMS-Jitter and -250.2dB FoMJ	118
<i>Yueduo Liu, Rongxin Bao, Xinyu Yang, Zihao Zhu, Zhenyu Tan, Wubo Qin, Hongshuai Zhang, Xiangyu Mao</i>	
<i>Jiaxin Liu, Zheng Wang, Jun Yin, Pui-In Mak, Shiheng Yang</i>	
A Fractional Spur Compensation Technique in Digital PLLs with over 30dB Spur Suppression	121
<i>Parham Davami, Guillaume Mocquard, Thomas Burger</i>	
A 10.6-to-12.6 GHz Type-III Digital PLL with Overlap Snapshot DPD Achieving 0.0027% RMS Frequency Error Under 1ms Chirp Period and 1.47 GHz Chirp Bandwidth For Long-range FMCW Radar Detection	124
<i>Jiahui Liao, Wei Deng, Angxiao Yan, Haikun Jia, Yumeng Yang, Baoyong Chi</i>	
An area-efficient, DTC-less fractional-N sampling PLL achieving 140 fs RMS jitter and -66.3dBc fractional spur	127
<i>Hyogyoungh An, Hyeonjun Nam, Changmin An, Heein Yoon</i>	
A 102.5-Hz Real-Time FPGA Robot-Action-Planning Accelerator with Velocity-Estimation-Driven Behavior Prediction for Embodied Artificial Intelligence	130
<i>Yujie Ma, Siqi He, Sinong Gong, Linqi Li, Mengjie Li, Xiankui Xiong, Chengchen Wang, Haidong Tian</i>	
<i>Qi Liu, Xiaoyang Zeng, Chixiao Chen, Haozhe Zhu</i>	
MobileSplat: A 105 FPS 3D Gaussian Splatting Rendering FPGA Processor with Mixed Precision Computation Path and Pre-culling Architecture	133
<i>Cheng Nian, Xiaorui Mo, Jiaqi Zhang, Jiaying Peng, Fasih Ud Din Farrukh, Liang Lu, Fei Chen</i>	
<i>Chun Zhang</i>	
Critical-Timing-Relaxed pre-Decision Feedforward Equalizer for High-Speed DSP-based Wireline Receiver using Hardware-in-the-Loop Verification on RF-SoC	136
<i>Sang-Hyeon Ok, Jae-Geon Lee, Kwang-Ho Lee, Haram Ju, Gyu-Seob Jeong, Woorham Bae</i>	
<i>Min-Seong Choo</i>	
An Efficient FPGA Accelerator with Spatiotemporal Tubelet Merging for Video Transformers	139
<i>Hangyeol Kim, Joo-Young Kim</i>	
MoDiff: A 11.0 TOPS/W Diffusion Accelerator with Temporal Data Reuse for Real-Time Text-to-Motion Generation	142
<i>Jieon Yoon, Sungwoong Yune, Hangyeol Lee, Adiwena Putra, Jaehoon Heo, Joo-Young Kim</i>	
ANP-R: A 22nm 0.88pJ/SOP Versatile Asynchronous SNN-based Processor with Coarse-Grained Reconfigurable Architecture Enabling On-chip Incremental Learning	145
<i>Ziyi Cheng, Dexuan Huo, Jilin Zhang, Zhihua Wang, Hong Chen</i>	

Lemem: A 179.8TFLOPS/W, 24.21TFLOPS Learning-In-Memory Processor with Layer-Fused Forward/Backward Pipeline for Edge DNN/SNN Training/Inference	148
<i>Fengshi Tian, Kunming Shao, Jiakun Zheng, Zilu Liu, Hui Wu, Zhipeng Liao, Jingyu He, Xihao Guan Pingcheng Dong, Chaoming Fang, Ziyang Shen, Shiqi Zhao, Jie Yang, Mohamad Sawan, Chi-Ying Tsui Kwang-Ting Tim Cheng</i>	
A 200Mb/s 273fJ/b metastability-based TRNG without Postprocessing Using Body Biasing Tuning with On-chip Faraday Cage Shielding in 65nm CMOS	151
<i>Aoyang Zhang, Shaonan Wu, Bohan Yang, Yuanxiao Wang, Zhiqi Yang, Tianxia Zhao, Wenping Zhu Hanning Wang, Min Zhu, Leibo Liu</i>	
A Less than 6.5E-8 BER 36-Way Reconfigurable PUF with 4-bit Stable Responses per Cell Featuring Machine Learning-Based Best-Configuration Selection	154
<i>Shufan Xu, Kunyang Liu, Nan Wang, Hirofumi Shinohara, Kiichi Niitsu</i>	
A 160kHz-BW 96.7dB-SNDR Two-Step 2-1 MASH Hybrid Incremental $\Delta\Sigma$ ADC with Automatic Inter-Stage Gain Selection	157
<i>Kwan-Hoon Song, Young-Hun Moon, Kun-Woo Park, Kent Edrian Lozada, Seung-Tak Ryu</i>	
A 100kHz-BW 95.3dB-DR SMASH CTDSM with RC Variation Robustness achieving +5.8dBFS MSA	160
<i>Junqi Liu, Zhaonan Lu, Liang Qi, Menglian Zhao, Zhichao Tan</i>	
A 100kHz-BW 105.3dB-SFDR Intrinsically Linear MASH SAR ADC with MSA Enhancement and Incremental Correlated Level Shifting	163
<i>Yanbo Zhang, Guolong Fu, Yuzhou Xiong, Xianghui Zhang, Yuke Shen, Zhang Ming Zhu</i>	
A Fuzz-Less DEM-Inherent 103.6-dB DR 20-kHz BW MultiRate Zoom ADC with a VCO-Based Noise-Shaping Coarse Quantizer	166
<i>Yu-Wei Tseng, Ching-Ju Lu, Shih-Che Kuo, Tang-Wei Chen, Cheng-Wei Wang, Chak-Hong Lam Chia-Hung Chen</i>	
An Energy-Efficient 4th-Order CT Delta-Sigma ADC with Time-Interleaved Analog-CIFF-Assisted Digital-EF NSSAR Quantizer	169
<i>Chih-Kai Chang, Hsin-Shu Chen</i>	
A 415 μ W BLE Receiver with Third-Harmonic Time-Interleaved Passive Mixer and Reconfigurable AFIR Filter Achieving 26.5dBm Out-of-Band IIP3	172
<i>Zongle Ma, Yicheng Chen, Kaixue Ma, Keping Wang</i>	
0.14% Duty Cycled 930-nW -93-dBm Sensitivity Sub-Sampling OOK/FSK WuRX with Novel LNA and Pulse-Driven MEMS Oscillator	175
<i>Zhenbo He, Ying Zhang, Yao Zhu, Chun-Huat Heng</i>	
A 380 μ W 4Mb/s 2.4GHz Polar Receiver with Q-enhanced noise-cancelling LNA and large signal envelope detection achieving 185dB FoM in 65nm CMOS	178
<i>Yanshu Guo, Kai Tang, Chuanshi Yang, Wenqiang Huang, Zhu Shu, Zhihua Wang, Hanjun Jiang Yuanjin Zheng</i>	
EMO-CIM: An Input/Stationary-Data Similarity-Aware Computing-In-Memory Macro for Variable Vector-Wise Computation in Edge Multi-Operator AI Acceleration	181
<i>Bo Wang, Feiran Liu, Yuchen Tang, Yuchen Ma, Xiaoxue Zhong, Defa Wu, Yuhui Shi, Tianzhu Xiong An Guo, Xin Si, Jun Yang</i>	

CENTAUR: A 38.5-TFLOPS/W 600MHz Floating-Point Digital Compute-In-Memory Engine with 40nm Fusion RRAM-eDRAM Macros Featuring 3D-MAC Operation	184
<i>Luqi Zheng, Amir Massah Bavani, Shuting Du, Te-Yu Hsin, Mufeng Chen, Win-San Khwa, Ashwin Lele, Harry Chuang, Yu-Der Chih, Meng-Fan Chang, Haitong Li</i>	
A 28nm 77.2 TFLOPS/W Digital Floating-Point Compute-InMemory Macro Employing Dynamic Find-Max and ReducedCycle Bit-Serial Architecture with Approximation	187
<i>Jaerok Kim, Heeyeon Kim, Yoonmyung Lee</i>	
A 108Gb/s PAM-8 CTLE+FFE Receiver Frontend with 1.4Vppd Input Range in 28nm	190
<i>Sangwan Lee, Hanhee Jo, Heedo Jeong, Hwanseok Jung, Jaeduk Han</i>	
A 112 Gb /s PAM4 Receiver with Post-1-Tap IIR Equalizer and 3-Tap Direct DFE Achieving 28.4 dB Channel Loss Compensation in 28nm CMOS	193
<i>Renjie Tang, Ka'Nan Wang, Chenyao Cao, Shangjie Wei, Huanfa Sun, Yu Su, Xiaoyan Gui</i>	
A DC-95GHz, 4-channel M-Z modulator driver with >4V _{ppd} output and 4.2GBd FoM in 22nm FD-SOI CMOS	196
<i>Bolun Cui, Bryan Bruins, Jan Filip, John R. Long</i>	
A Ka-Band Time-Modulated Variable Gain Amplifier with 30-dB Gain Tuning and <0.1-Degree Phase Variation via Duty Cycle Control	199
<i>Dongfan Xu, Minzhe Tang, Haiyun Gu, Ziyuan Ren, Yilun Chen, Minghao Fan, Yuxuan Liu, Daxu Zhang, Zheng Li, Duo Li, Yuncheng Zhang, Yi Zhang, Kazuaki Kunihiro, Kenichi Okada</i>	
A Scalable Area-Efficient Implementation Mechanism for Double-Chain Millimeter-Wave Modules and Transceiver Front Ends	202
<i>Jian Zhang, Wei Zhu, Yichen Liu, Ming Zhai, Zelin Yin, Yan Wang</i>	
A K-Band 8-Beam 4-element Phased-Array Transmitter Using GCPW-based Beam-combining Network and Compact 8-shaped Coils for Satellite Communications	205
<i>Ruiyang Jiang, Haikun Jia, Xiaochuan Duo, Jiankai Zhao, Wei Deng, Zhan Gao, Xiao Zhu, Xiangrong Huang, Baoyong Chi</i>	
A 22-to-64-GHz Ultra-Wideband Vector-Modulated Phase Shifter With Common-mode Rejection in 65-nm CMOS	208
<i>Weihan Gao, Peigen Yu, Dixian Zhao</i>	
An 8-32 V-Input SiP-Integrated 58 W/15A Octuple-StepDown Resonant Converter with Soft-Input/-Output Conduction and ZVS Using 4-Phase Coupled Inductor	211
<i>Jiahao Shi, Xiangnan You, Qiaobo Ma, Jian Song, Xiongjie Zhang, Qidong Wang, Yang Jiang, Rui P. Martins, Pui-In Mak</i>	
A 45W 12-40V Input 94.4% Peak Efficiency Simultaneous 1S/2S Battery Charging and PoL Supply Hybrid Converter with Flying Capacitor Floating Technique and Duty-Cycle Lockout-Release Operations	214
<i>Xiongjie Zhang, Xinman Li, Qiaobo Ma, Huihua Li, Yang Jiang, Yan Lu, Rui Martins, Pui-In Mak</i>	
A 36-65V Input Quadruple Step-Down Converter with Inherently Current-Matched Dual Inductors with 78mΩ DCR Achieving 90.6% Peak Efficiency	217
<i>Seunghoon Lee, Seungjin Baek, Seongil Yeo, Kunhee Cho</i>	
A 7.2W 96.6% Peak Efficiency Single-Stage Triple-Output Hybrid DC-DC Converter with Halved-V IN Switching and Autonomous Charge Recycling	220
<i>Jaemin Kim, Geuntae Park, Seongil Yeo, Kunhee Cho</i>	

Verifica: A 65nm In-Memory Symbolic Interval Computing Accelerator for a Formal Neural Network Verification	223
<i>Edward Choi, Chaeyun Shim, Byeongseon Choi, Jiho Chun, Minkyu Je, Bongjin Kim</i>	
A 65nm Scalable Analog-Computing Feature Extractor Based on Programmable 16 th -Order FIR Filters with Noise-Resistant Natural Sampling and Symmetric Weight Reuse for Always-On Event Detection	226
<i>Lichen Feng, Lin Wu, Hongwei Shan, Zhangming Zhu</i>	
A 30.28-151.42TFLOPS/W@FP8 Training Accelerator with Hybrid Compute-in-Memory and Workload Scheduling for Edge AI Applications	229
<i>Mingxuan Li, Qinzhe Zhi, Zhaoyang Zhang, Fangyuan Dong, Wenjie Ren, Jun Yang, Le Ye, Xin Si Tianyu Jia</i>	
LoRA-CIM: A Fully-Digital Hybrid Flash-SRAM CIM Accelerator with LoRA Fine-Tuned LLM in Edge Devices	232
<i>Zhiwang Guo, Taoran Shen, Jinbei Fang, Jingwen Jiang, Deyang Chen, Hong Nie, Jianguo Yang Xiaoyong Xue, Xiaoyang Zeng</i>	
A 28 nm AI microcontroller with tightly coupled zero standby power weight memory featuring standard logic compatible 4 Mb 4-bits/cell embedded flash technology	235
<i>Daewung Kim, Seong Hwan Jeon, Young Hee Jeon, Kyung-Bae Kwon, Jigon Kim, Yeonghun Choi Hyunseung Cha, Kitae Kwon, Daesik Park, Jongseuk Lee, Sihwan Kim, Seung Hwan Song</i>	
A 128 × 128 Dual-Resolution CMOS Image Sensor with InSensor Temporal and Spatial Gradient Calculations for Optical Flow Pre-Processing	238
<i>Liang-Yu Huang, John Carl Joel Salao Marquez, Guan-Chen g Chen, Chung-Chuan Lo, Ren-Shuo Liu Min Sun, Meng-Fan Chang, Kea-Tiong Tang, Chih-Cheng Hsieh</i>	
A 64×64 SPAD-based Full-resolution Multimodal Imager with High Background Light Immunity and Reconfigurable Extrapolation Photon Counting	241
<i>Jin Hu, Qianjin Xu, Rui Ma, Xiayu Wang, Dong Li, Yang Li u, Zhangming Zhu</i>	
A 6.25-mW Retina-mimetic CMOS Image Sensor with SPAD-PPD Hybrid Pixel Array for HDR Imaging	244
<i>Houk Lee, Yongseong Cho, JunHee Cho, Heesung Lee, Jaehyuk Choi</i>	
A Multi-Mode Readout IC Achieving 33.9dB SNR at 131Hz for Non-Conductive Touch on a 6.5” AMOLED Panel	247
<i>Sang Weun Kim, Jun Seong Kim, Dabin Yun, Seunghoon Ko</i>	
A 7.99-to-11.61 GHz, 2D-Tessellation-Scalable 8-Core Oscillator Featuring -153.7dBc/H z Absolute PN and FoM of 191.8 dBc \ Hz at 10 MHz offset	250
<i>Juntao Lan, Dejian Li, Wei Deng, Haikun Jia, Baoyong Chi</i>	
A 25.48-29.25 GHz Rotary Traveling-Wave Oscillator Achieving -191dBc/Hz FoM at 10 MHz Offset Using RingInterleaved N/P Cross-Coupled Pairs in 22-nm CMOS	253
<i>Junlin Li, Juncheng Deng, Zhongjun Zhang, Jing Liu, Zhongguang Xu, Fujiang Lin, Liheng Lou Robert Bogdan Staszewski, Yizhe Hu</i>	
A Scalable 26.39-29.0 GHz Multi-Core Oscillator Consisting of Fully-Identical Spliceable Basic Cells Achieving 193.5 d Bc/ Hz FoM and -143.0dBc/Hz PN	256
<i>Junjie Chen, Xiangjian Kong, Zhao Zhang, Jian Liu, Nanjian Wu, Liyuan Liu</i>	

A Single-Stage 6-Transistor Analog Multi-Modulus Divider Achieving Maintaining 50% Duty Cycle in 65nm CMOS	259
<i>Yuan Liu, Xiaoteng Zhao, Chenxi Han, Qi Zhang, Shubin Liu, Zhangming Zhu</i>	
A Fast Start-Up Dual Energy Harvesting IC with BatteryIndependent Synchronous Accumulated Electric Charge Extraction (SAECE) Achieving 660% FoM avg for Piezoelectric Energy Harvesting	262
<i>Yeon-Woo Jeong, Seung-Ju Lee, Jong-Hun Kim, Mun-Jung Cho, Min-Sik Kim, Myeong-Ho Kim Hyun-Sik Kim, Se-Un Shin</i>	
Multiparameter-Adaptive Hill-Climbing MPPT Based on Current Accumulation for Capacitor-Free Full Bridge Rectifier in Piezoelectric Energy Harvesting System	265
<i>Xiudeng Wang, Chenyu Pan, Libo Qian, Yinshui Xia, Huakang Xia, Zhangming Zhu</i>	
A 200 MHz -Bandwidth 88.9%-Peak-Efficiency Multilevel Class-G Supply Modulator With Configurable Capacitor Array for Wideband Power Amplifiers	268
<i>Mingchao Liang, Yu An, Peng Cao, Jiawei Xu, Zhiliang Hong</i>	
A 0.19 -PEF 0.5 kHz -to- 50 kHz Bandwidth/Power Scalable Dynamic Input-Boosted Amplifier	271
<i>Yihang Cheng, Yihan Zhang, Huaqiang Wu, Sining Pan</i>	
Wideband linearity enhancement technique using Source Follower (SF) feedforward distortion cancellation with GaN technology	274
<i>Jungyeon Jo, Deokyoung Kim, Sanghun Lee, Tae Wook Kim</i>	
A Single-Channel 12b 400 MS/s Asynchronous MultiBit/Cycle SAR ADC Emulating Single-Bit/Cycle-Like Properties with a 5.2b Digital Slope Quantizer	277
<i>Hongzhi Zhao, Bingxiang Hu, Minglei Zhang, R. P. Martins, Yan Zhu, Chi-Hang Chan</i>	
An 800 MS/s 13b 2x TI Pipelined SAR ADC Using Rapid Digital Amplification with Residue-Aware Reference	280
<i>Peizhe Li, Danfeng Zhai, Chixiao Chen, Wenning Jiang</i>	
A 3.4 mW 64.5 dB SNDR 800MS/s Pipelined-SAR/TDC ADC with Parallel Amplification and Quantization	283
<i>Baolong Huang, Hongjiang Chen, Jingxiang Wang, Yutao Peng, Zhifei Lu, Xizhu Peng, He Tang, Liang Qi Yawei Guo, Sai-Weng Sin, Rui P. Martins, Mingqiang Guo</i>	
A Heterogeneous Programmable A/D Converter Array Covering 2-500MHz BW and 81.4-58.7dB SNDR with over 170dB FoMs	286
<i>Zhishuai Zhang, Siyu Huang, Mingyang Gu, Xiyu He, Yunsong Tao, Chaoyang Xing, Guanhua Long Yi Zhong, Nan Sun, Lu Jie</i>	
A 78.2/90.0dB-SNDR/SFDR Pipelined-SAR ADC with Noise-Reducing Stacked Dynamic Source-Follower Amplifiers	289
<i>Menghe Jin, Kyuik Cho, Kyojin Choo</i>	
A3.64 μ J /frame Visual-Aided Speech Enhancement Processor Tolerating -10dB SNR Input for Hearing Aids in 22nm CMOS	292
<i>Nan Wu, Shenyu Wang, Peng Wang, Heyue Li, Kaiji Liu, Xiao Liu, Yansu Guo, Zhihua Wang, Hanjun Jiang</i>	
A 0.93 p s-ToF-Resolution 14.6mW NIRS IC with Signal-Aware Optical Frontend and Rotational Modulation Data Converter for Psychiatric Disorders Diagnostics	295
<i>Yuxiang Lin, Zhouchen Ma, Zhipeng Guo, Zisheng Dai, Cheng Chen, Yongfu Li, Kea-Tiong Tang Tianhong Zhang, Guoxing Wang, Jian Zhao</i>	

A 1024-Channel VCO-Based CTDSM Neural Readout IC with Slot-Level Channel Replacement	298
<i>Hyeok-Ki Hong, Joonseong Kang, Byungsu Jung, Nahmil Koo, Seong-Joong Kim, Hankyu Lee</i>	
<i>Dong-Jin Chang, Mikyung Kim, Junyeub Suh, Jonghan Kim, Takhyung Lee, Anes Ju, Jaechun Lee</i>	
<i>Chang-Woo Shin, Kitae Park, Chisung Bae</i>	
Neural Miner: A 0.12mm ³ /channel 1.18μVrms Stretchable 16-Channel Wireless Neural Recording System-on-Probe	301
<i>Tao Tang, Wei Ling, Shijia Ren, Zhengjie Xu, Yangzhi Li, Chang Wang, Feng Wang, Xinyao Tong</i>	
<i>Xiu Zhang, Junchen Liu, Kedi Xu, Hu Tao</i>	
A Silicon-Sensor-Integrated CGM Chiplet Achieving 0-40 mM Linear Range by Post-Distortion and EnergyRecycling	304
<i>Weixiao Wang, Zhu hao Li, Ting-Hsun Wang, Changgui Yang, Yuxuan Luo, Bo Zhao</i>	
PDAcc: A 541 Tokens/s@Llama-1.2B Effective Throughput Prefill-Decode Disaggregated MCM-based Accelerator for Multi-task Large Language Model Applications	307
<i>Huanyu Wang, Yang Wang, Jiaxin Yang, Shaojun Wei, Yang Hu, Shouyi Yin</i>	
A High-energy-efficiency Charge-domain MultiplyAccumulator with Novel Successive Charge Injection Logic for Edge AI Computing in 22 nm	310
<i>Wenming Zhu, Yuansheng Zhao, Zixuan Shen, Lei Huang, Yulong Tan, Shunmin Jiang, Chunjiang Tu</i>	
<i>Sijun Du, Chao Wang</i>	
BIONIC: A 64-Core SNN/RISC-V Reconfigurable Processor with Hybrid On-Chip Learning Achieving 0.62 pJ/SOP and >99% Core Utilization	313
<i>Wei Liu, Yue Liu, Bo Li, Ningyuan Yin, Jilong Luo, Yinsheng Chen, Zhiyi Yu, Shanlin Xiao</i>	
A 22nm 38.9TFLOPS/W Computing-on-BENES-Network LLM Processor with Redundant Weight-bits Elimination and Key-Value Computing Reformulation	316
<i>Yang Wang, Hu Anyu Wang, Xiaolong Yang, Yubin Qin, Wende Xu, Ruiqi Guo, Zhiheng Yue, Minglei Zhang</i>	
<i>Hu Iming Han, Shaojun Wei, Yang Hu, Shouyi Yin</i>	
A 28nm 534.6TOPS/W Mixed-Precision Edge Accelerator for Embodied AI Using Stochastic Computing	319
<i>Tengyu Zhang, Tong Xie, Haoyang Luo, Yixuan Hu, Yaoyu Tao, Xiyuan Tang, Yuan Wang, Runsheng Wang</i>	
<i>Meng Li</i>	
A 2.6GHz Inductorless PLL with Configurable-Duty-Cycle Ring Oscillator and Zero-ISF Subsampling Phase Detector Achiving -70dBc Reference Spur and 186fs RMS Jitter	322
<i>Yuyang Zhu, Haoming Zhang, Zunsong Yang, Yongjun He, Huanyu Ren, Fumiya Sakuma, Ritara Takenaka</i>	
<i>Sota Kano, Ximing Wang Wang, Tetsuya Lizuka</i>	
A 28-Gb/s Receiver with Baud-Rate CDR Employing Integrated Pattern-Based Phase Detector Achieving ISI Invariant Phase Locking	325
<i>Yoojin Jung, Ho-Joon Shin, Junhak Kim, Sinho Lee, Jun-Soo Park, Kwanseo Park</i>	
A 16-32GHz 82-fsrms Fractional-N Sampling PLL with Dual-Core Quad-Mode VCO in 28-nm CMOS	328
<i>Ruichang Ma, Huanyu Ge, Dejian Li, Haikun Jia, Wei Deng, Hongzhuo Liu, Zhihua Wang, Baoyong Chi</i>	
An 80.2dB-SNDR 15MHz-BW 4th-Order Noise-Shaping Pipeline SAR ADC Based on Sturdy MASH Topology	331
<i>Qihui Zhang, Yan Zhu, R. P. Martins, Chi-Hang Chan</i>	

An 18.3 μ W Loop Filter Auto-Shift Technique enabled Delta-Sigma Modulator with 108.3dB-DR and 190.4dB Fold SDR	334
<i>Cong Wei, Lijie Huang, Jinze Lai, Ziqiang Peng, Rongshan Wei, Xiaoqiang Lu, Zhichao Tan</i>	
A 250kHz-BW 86.2dB-SNDR 176.7dB-FoMS Fully Dynamic kT/C Noise-Canceled DT DSM with SAR-Assisted Input FF and DNC	337
<i>Young-Hun Moon, Kun-Woo Park, Kyunghoon Kim, Minho Kwon, Min-Jae Seo, Seung-Tak Ryu</i>	
A Single-Ended Fully Dynamic 2nd Order Discrete-Time Delta-Sigma ADC and Reconstruction Filter for on-chip DC rail-to-rail Voltages Monitoring at Cryogenic Temperature in 14nm FinFet CMOS	340
<i>Pier Andrea Francese, Thomas Morf, Andrea Ruffino, Matthias Brändli, Marcel Kossel</i>	
A 435 KS/s 10-bit Column-Parallel Hybrid ADC Using Range-Partitioned Quantization with Asynchronous Charge-Injection and Single-Slope Conversion	343
<i>Po-Hsi Lee, Yu-Hsiang Huang, Chih-Cheng Hsieh</i>	
A 0.06 mm ² / ch 6.4 μ W 38.3-dB Multi-Modal Switched Capacitor Amplifier with Embedded Cyclic Slope-Based Charge to Time Data Conversion	346
<i>Chao Wang, Ting Zhou, Jiajie Huang, Wangzilu Lu, Yuxin Ji, Feng Yang, Jinghua Zhang, Yang Zhao Yong Lian, Yongfu Li</i>	
A 3-Bit Offset-Canceled Sense Amplifier Using a Single-Capacitor SAR ADC for 3D DRAM	349
<i>Donghwan Kim, Giwoo Lee, SeongHwan Cho</i>	
A Dual-Mode Sense Amplifier with Switched-Capacitor Amplification for Bitline Crosstalk Immunity in 3D DRAM	352
<i>Giwoo Lee, Donghwan Kim, SeongHwan Cho</i>	
A 28 nm 1.80Mb/mm ² Digital/Analog Hybrid SRAM-CIM Macro using 2D-Weighted Capacitor Array for Complex Number MAC Operations	355
<i>Shota Konno, Che-Kai Liu, Sigang Ryu, Samuel Spetalnick, Arijit Raychowdhury</i>	
A 28nm PVT Inner-Tracking Time-Domain Compute-InMemory Macro Featuring Scalable Global Timer and Reconfigurable Pipelined Cascading for Edge-AI Devices	358
<i>Yuanzhe Zhao, Yuheng Wang, Yan Zhu, Rui P. Martins, Chi-Hang Chan, Minglei Zhang</i>	
A 65nm 942-TOPS/W Dual Drive Strength-based SRAM Compute-in-Memory with Symmetrical Adaptive Sensing Margin for CNNs and Transformers in edge AI applications	361
<i>Dong-Gu Choi, Jaehyun Lee, Jaeha Kung, Minyoung Song, Jong-Hyeok Yoon</i>	
A 28 nm 68.6TOPS/W Folded-Differential SwitchedCapacitor FIA-Based SRAM CIM Macro With Scalable MAC Sizes for Tiny-ML Inference	364
<i>Zhonghao Chen, Ling-An Cheong, Tianyi Yu, Yiming Chen, Guodong Yin, Teng Yi, Yongpan Liu Huazhong Yang, Xueqing Li</i>	
A 28nm RRAM-Based 17.0 TOPS / mm ² and 89.7 TOPS/W Compute-In-Memory Macro Enabled by Source-Follower Cell and IR-Drop-Freed Array	367
<i>Jianing Li, Peng Yao, Lu Jie, Dong Wu, Sining Pan, Jianshi Tang, Bin Gao, He Qian, Huaqiang Wu</i>	
A 28nm 244.45TOPS/W Winograd-Standard Fusion accelerator with Symmetric Hybrid Domain CIM Groups for Edge AI devices	370
<i>An Guo, Zhichao Liu, Wentao Zheng, Yutong Zhang, Tianhui Jiao, Fangyuan Dong, Mingzi Wang Shaochen Li, Zhican Zhang, Yuhui Shi, Xing Wang, Xin Si, Xin Wang, Wenwu Zhu</i>	

A 4-to-7GHz, 52.3dB SFDR, and 48K Noise Temperature Cryo-CMOS based Noise-Canceling Receiver for Superconducting Multi-Qubits Read-Out	373
<i>Hyeonsik Ahn, Juhui Jeong, Putri Assyifa Nur Annisa Rizk, Junhyeop Kim, Jae-Won Nam, Jusung Kim Junghwan Han</i>	
Analog Signature for Physically-Secure Sensor Platform	376
<i>Ruochen Wang, Tetsuya Hirose, Jun Shiomi, Yoshihiro Midoh, Takuji Miki, Makoto Nagata, Noriyuki Miura</i>	
FPGA Accelerator for 398bit, (2,2)-Isogeny Based PostQuantum Cryptography	379
<i>Kosei Nakamura, Makoto Ikeda</i>	
Low-latency FPGA Design of Attribute-based Encryption Accelerator over BLS12-381 Curve	382
<i>Anawin Opasatian, Momoko Fukuda, Makoto Ikeda</i>	
A High-accuracy and High-throughput Bio-impedance Measurement IC with Phase-locked Sampling for Real-time Electrical Impedance Spectroscopy	385
<i>Seonghyun Park, Song-I Cheon, Haidam Choi, Sein Oh, Sohmyung Ha, Minkyu Je</i>	
An Interference-Robust Direct Time-Multiplexed, Direct Digitization Wideband Neural Frontend with Noiseless Active Feedforward Common Mode Suppression Up to 700mV Achieving 119-dB CMRR	388
<i>Joongyu Kim, Minjae Kim, Jeongho Choi, Jongcheon Lim, John P Seymour, Sung-Yun Park</i>	
A 2.16 μ W Chopper Amplifier with a Feedforward SAR ADC Assisted Mixed-Signal DC-Servo Loop Achieving ± 1 V DC Offset Cancellation in 2.1s and 1V _{pp} CM Interference Tolerance for Neural Signal Acquisition	391
<i>Bo Huang, Yun Hao, Jie Zhang, Ruitao Wang, Hong Zhang</i>	
A Total-CMRR-Boosting Technique Using Common-Mode Signal Replication for Biopotential Recording	394
<i>Heewon Choe, Sein Oh, Yegeun Kim, Changhun Seok, Sohmyung Ha, Minkyu Je</i>	
A 1. 7- 3. 4 GHz Foreground-Self-Calibration Quadrature Digital Power Amplifier Supporting 1024QAM	397
<i>Feng Xie, Yun Yin, Chunxiao Hu, Zimu Li, Jiaxiang Li, Hongtao Xu, C. -J. Richard Shi</i>	
A 118.89 Tb/s/mm/pJbit 18-Gb/s/wire Run-LengthTolerant Transition-Driven AC-Coupled Transceiver for Short-Reach Die-to-Die Interfaces	400
<i>Jun-Cheol Lee, Joo-Hyung Chae</i>	
A 2.39 nJ/conversion BJT-Based Pulse-Frequency Modulated-Output Temperature Sensor with a SelfInferred Calibration Technique	403
<i>Jeongho Choi, Joongyu Kim, Minjae Kim, Byeongwoo Yoo, Minsung Kim, Gunwook Park, Daehong Kim Jongchoen Lim, John P. Seymour, Sung-Yun Park</i>	