

2025 International Conference on Field Programmable Technology (ICFPT 2025)

**Shanghai, China
2-5 December 2025**



**IEEE Catalog Number: CFP25528-POD
ISBN: 979-8-3315-5753-9**

**Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP25528-POD
ISBN (Print-On-Demand):	979-8-3315-5753-9
ISBN (Online):	979-8-3315-5752-2
ISSN:	2837-0430

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2025 International Conference on Field Programmable Technology (ICFPT) **ICFPT 2025**

Table of Contents

Message from General Chair and Program Co-Chairs	xii
Conference Committee	xiii
Technical Program Committee	xv
Conference Technical Program	xviii
Journal Track Paper Abstract	xxiii
Sponsors	xxxii

Full Paper

On-Device Inference and Training Acceleration of Graph Neural Networks with Quantized Arithmetic	1
<i>Jose Nunez-Yanez (Linkoping University, Sweden) and Olle Hansson (Linkoping University, Sweden)</i>	
APDSE: Bridging Exploration and Exploitation in HLS DSE via Adaptive Partitioning with Monte Carlo Tree Search and Bayesian Optimization	10
<i>Mingbin Liang (Shantou University, China), Shanshan Wang (Shantou University, China), and Chenglong Xiao (Shantou University, China)</i>	
LL-ViT: Edge Deployable Vision Transformers with Look Up Table Neurons	19
<i>Shashank Nag (The University of Texas at Austin, USA), Alan T.L. Bacellar (The University of Texas at Austin, USA), Zachary Susskind (The University of Texas at Austin, USA), Anshul Jha (The University of Texas at San Antonio, USA), Logan Liberty (The University of Texas at Austin, USA), Aishwarya Sivakumar (The University of Texas at Austin, USA), Eugene B. John (The University of Texas at San Antonio, USA), Krishnan Kailas (Independent Researcher), Priscila M.V Lima (Federal University of Rio de Janeiro, Brazil), Neeraja J. Yadwadkar (The University of Texas at Austin, USA), Felipe M.G. França (Instituto de Telecomunicações, Portugal), and Lizy K. John (The University of Texas at Austin, USA)</i>	
Design and Exploration of a Parameterized Hybrid Routing Architecture for FPGAs	30
<i>Yuanqi Wang (Fudan University, China), Yunfei Dai (Fudan University, China), Xianfeng Cao (Fudan University, China), Eric Ren (Rapid Flex, China), Xifan Tang (Rapid Flex, China), Weijun Qin (Rapid Flex, China), Tao Li (Rapid Flex, China), and Lingli Wang (Fudan University, China)</i>	

CAN't Be Hacked: A Decision Tree-Based Intrusion Detection System for CAN Security	39
<i>Hyungchul Im (Soongsil University, Republic of Korea), Sangmin Park (Soongsil University, Republic of Korea), Sua Shin (Soongsil University, Republic of Korea), and Seongsoo Lee (Soongsil University, Republic of Korea)</i>	
FlexiHist: Efficient and Accurate Software-Driven Histogram Designs for FPGAs	47
<i>Dragos Lazea (Technical University of Cluj-Napoca, Romania), Anca Hangan (Technical University of Cluj-Napoca, Romania), and Zsolt István (Technical University of Darmstadt, Germany)</i>	
An Efficient FPGA Accelerator for Learning Image Compression	56
<i>Shengtao Zhao (Tianjin University, China), Yingchang Mao (Tianjin University, China), Zhaohui Guo (Tianjin University, China), Zhaoqing Pan (Tianjin University, China), and Qiang Liu (Tianjin University, China)</i>	
Measuring the Power Constrained Performance of FPGA Architectures in ASAP5 GAA NWFET	64
<i>Andy Ye (Toronto Metropolitan University, Canada)</i>	
High-Dimension Linear System Computation Based on Efficient Integrated Online Arithmetic	73
<i>Chifeng Song (Southeast University, China) and He Li (Southeast University, China; State Key Laboratory of Digital Sensing and Processing IC Technology, China)</i>	
An FPGA-Based Low-Latency and Energy-Efficient MIMO Signal Detector with Scalable Architecture and Automated Bit-Width Optimization	82
<i>Jiaqi Guo (Southeast University, China), Xiaotian Fan (Southeast University, China), Xingyu Zhou (Southeast University, China), Yixiao Cao (Southeast University, China), Le Liang (Southeast University, China), Shi Jin (Southeast University, China), Hao Sun (Southeast University, China), and Yongming Tang (Southeast University, China)</i>	
Cyclo-AMC: Automatic Modulation Classification on Versal Utilising Cyclostationary Features	91
<i>Ruilin Wu (The University of Sydney, Australia), Carol Jingyi Li (The Hong Kong University of Science and Technology, Hong Kong), Wei Zhang (The Hong Kong University of Science and Technology, Hong Kong), Xueyuan Liu (The University of Sydney, Australia), and Philip H.W. Leong (The University of Sydney, Australia)</i>	
HeteroProto: Automated RTL-to-Bitstream Framework for Heterogeneous Multi-FPGA SoC Prototyping	101
<i>Congwu Zhang (University of Chinese Academy of Science, China), Panyu Wang (University of Chinese Academy of Science, China), Yazhou Wang (University of Chinese Academy of Science, China), Mingyu Chen (University of Chinese Academy of Science, China), Yungang Bao (University of Chinese Academy of Science, China), Yisong Chang (University of Chinese Academy of Science, China), and Ke Zhang (University of Chinese Academy of Science, China)</i>	
PointODE: Lightweight Point Cloud Learning with Neural Ordinary Differential Equations on Edge	111
<i>Keisuke Sugiura (University of Tsukuba, Japan), Mizuki Yasuda (Keio University, Japan), and Hiroki Matsutani (Keio University, Japan)</i>	

Reconfigurable Multi-Tenant FPGA for Security	119
<i>Kawser Ahmed Muhammed (University of Florida, USA), Peter Mbua Esenju (University of Florida, USA), and Christophe Bobda (University of Florida, USA)</i>	
FRME: An FPGA-Accelerated Event-Based Real-Time Rotational Motion Estimator for SLAM	128
<i>Runhua Wang (ShanghaiTech University, China; Shanghai Advanced Research Institute, China), Shen Zhang (ShanghaiTech University, China; Zhangjiang Laboratory, China), Guangyao Yan (ShanghaiTech University, China; Shanghai Advanced Research Institute, China), Tianhang Liu (ShanghaiTech University, China; Lingang Laboratory, China), Zhiqi Zhou (ShanghaiTech University, China), Shuang Guo (Technical University of Berlin, Germany), Boyi Wei (Beihang University, China), Chenyang Shi (Beihang University, China), Hui Wang (Shanghai Advanced Research Institute, China), and Yajun Ha (ShanghaiTech University, China)</i>	
Neurocore: A GNN Approach to Configurable IP Core Identification in FPGA Netlists	137
<i>Dallin Dahl (Brigham Young University, USA), Keenan Faulkner (Brigham Young University, USA), James Usevitch (Brigham Young University, USA), and Jeffrey Goeders (Brigham Young University, USA)</i>	
Fast Multi-tau Correlators on FPGA with Context Switching from and to High-Bandwidth Memory	146
<i>Abdul Rehman Tareen (Paderborn University, Germany), Christian Pleschl (Paderborn University, Germany), and Tobias Kenter (Paderborn University, Germany)</i>	
Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy	154
<i>Xiaoke Wang (Ghent University, Belgium) and Dirk Stroobandt (Ghent University, Belgium)</i>	
An End-to-End Tool Flow with Intrinsic-Level Kernel Optimization on Versal ACAP	163
<i>Liyang Dou (Beijing University of Posts and Telecommunications, China), Zhe Lin (Sun Yat-sen University, China), Kai Shi (Beijing University of Posts and Telecommunications, China), Xinya Luan (Beijing University of Posts and Telecommunications, China), and Kang Zhao (Beijing University of Posts and Telecommunications, China)</i>	
JEDI-Linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs	171
<i>Zhiqiang Que (Imperial College London, UK), Chang Sun (California Institute of Technology, USA), Sudarshan Paramesvaran (University of Bristol, UK), Emyr Clement (University of Bristol, UK), Katerina Karakoulaki (University of Bristol, UK), Christopher Brown (European Organization for Nuclear Research (CERN), Switzerland), Lauri Laatu (Imperial College London, UK), Arianna Cox (Imperial College London, UK), Alexander Tapper (Imperial College London, UK), Wayne Luk (Imperial College London, UK), and Maria Spiropulu (California Institute of Technology, USA)</i>	
Conflict-Free Block Pipelining for FPGA-Accelerated Stochastic Simulated Bifurcation on Dense Ising Models	180
<i>Sijie Xu (ShanghaiTech University, China), Qifeng Liao (ShanghaiTech University, China), Honglan Jiang (Shanghai Jiao Tong University, China), Jie Han (University of Alberta, Canada), and Siting Liu (ShanghaiTech University, China)</i>	

Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs....	189
<i>Lukas Stasytis (Technical University of Darmstadt, Germany), Felix Jentzsch (Paderborn University, Germany), Thomas Preusser (Advanced Micro Devices (AMD) Research, Ireland), Yaman Umuroglu (Advanced Micro Devices (AMD) Research, Ireland), Jakoba Petri-Koenig (Advanced Micro Devices (AMD) Research, Ireland), and Zsolt István (Technical University of Darmstadt, Germany)</i>	
Power-Efficient FPGA Acceleration of Quantised Neural Networks through Safe Undervolting	198
<i>Ioanna Souvatzoglou (University of Piraeus), Konstantinos Argyriou (University of Piraeus), Grigoris Karaoglanian (University of Piraeus), Dimitris Agiakatsikas (University of Piraeus), and Mihalis Psarakis (University of Piraeus)</i>	

Short Paper

Hacking the Pipeline: Enabling Fine-Grain Reconfigurable Acceleration within CPU Cores	207
<i>Zhengyi Zhang (Fudan University, China), Sijing Yang (Fudan University, China), Sichao Chen (Fudan University, China), Yuan Dai (Fudan University, China), Wenbo Yin (Fudan University, China), and Lingli Wang (Fudan University, China)</i>	
CITRAP: A Configurable Infrastructure Template for Rapid Prototyping on FPGAs	211
<i>Vitalii Burtsev (Otto-von-Guericke University Magdeburg, Germany), Martin Wilhelm (Otto-von-Guericke University Magdeburg, Germany), Nandhish Thathanur Rajappa (Otto-von-Guericke University Magdeburg, Germany), Ilia Sozutov (Otto-von-Guericke University Magdeburg, Germany), and Thilo Pionteck (Otto-von-Guericke University Magdeburg, Germany)</i>	

Poster Paper

Pairl: Physical-Aware Iterative Retiming with Configurable Latches for FPGA Optimization	215
<i>Kaixiang Zhu (Fudan University, China), Jide Zhang (Fudan University, China), Wai-Shing Luk (Fudan University, China), and Lingli Wang (Fudan University, China)</i>	
HOLMES-HLS: Holistic Optimization and Learning-Based Multi-Model Exploration System for High-Level Synthesis	217
<i>Yujie Yan (Fudan University, China), Guanhua Chen (Fudan University, China), Ruiyu Lyu (Fudan University, China), Huizhen Kuang (Fudan University, China), Kaiwen Zhou (Fudan University, China), Hao Chen (UniVista Industrial Software Group Co., Ltd., China), Lingli Wang (Fudan University, China), and Keren Zhu (Fudan University, China)</i>	
An RRG-Aware Pre-Routing Arrival Time Prediction Framework Based on a Graph AutoEncoder	219
<i>Yunfei Dai (Fudan University, China), Kaixiang Zhu (Fudan University, China), Mingyang Chen (Fudan University, China), Yuanqi Wang (Fudan University, China), and Lingli Wang (Fudan University, China)</i>	

EdgeCT: A CNN-Transformer Hybrid Accelerator for Edge Vision Tasks on FPGA	221
<i>Xiang Ye (Southeast University, China), Qirong Luo (Southeast University, China), Caiyi Sun (Southeast University, China), Zhi Qi (Southeast University, China), and Hao Liu (Southeast University, China)</i>	
LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-Learning Accelerators	223
<i>Changhong Li (Trinity College Dublin, Ireland), Biswajit Basu (Trinity College Dublin, Ireland), and Shreejith Shanker (Trinity College Dublin, Ireland)</i>	
BiSRA: Binarized Super-Resolution Accelerator with Hierarchical Design	225
<i>Jiaying Geng (Southeast University, China), Yongmeng Ye (Southeast University, China), Zhi Qi (Southeast University, China), and Hao Liu (Southeast University, China)</i>	
Efficient FPGA Resource Graph Learning with Graph Neural Networks for Router Runtime Prediction	227
<i>Andrew David Gunter (The University of British Columbia, Canada) and Steven J E Wilton (The University of British Columbia, Canada)</i>	
Congestion-Aware CAD Optimizations for Routing-Constrained FPGAs	229
<i>Soheil Gholami Shahrouz (University of Toronto, Canada), Samuel Ho (University of Toronto, Canada), and Vaughn Betz (University of Toronto, Canada)</i>	
Empirical QoR Estimation Flow for Fast Design Space Exploration of DNN Dataflow Accelerators	231
<i>Felix Jentzsch (Paderborn University, Germany) and Marco Platzner (Paderborn University, Germany)</i>	
HHEML: Hybrid Homomorphic Encryption for Privacy-Preserving Machine Learning on Edge	233
<i>Yu Hin Chan (City University of Hong Kong, Hong Kong), Hao Yang (City University of Hong Kong, Hong Kong), Shiyu Shen (City University of Hong Kong, Hong Kong), Xingyu Fan (City University of Hong Kong, Hong Kong), Shengzhe Lyu (City University of Hong Kong, Hong Kong), Patrick S. Y. Hung (City University of Hong Kong, Hong Kong), and Ray C. C. Cheung (City University of Hong Kong, Hong Kong)</i>	

Special Session

LPABMs: Low-Power Approximate Booth Multipliers Designed for CNN Accelerators	235
<i>Chenyang Dai (Nanjing University, China), Yuhao Xie (Nanjing University, China), Yuxiang Fu (Nanjing University, China), Han Wang (Nanjing University, China), and Bang He (Nanjing University, China)</i>	
MPC Solver Hardware Generation Framework with Model-Specific Operation Fusion and Pruning	239
<i>Zhenyu Wu (AI Chip Center for Emerging Smart Systems; The University of Hong Kong), Brian Plancher (Columbia University), Ian McInerney (Imperial College London), Hayden Kwok-Hay So (The University of Hong Kong), Maolin Wang (The Hong Kong University of Science and Technology), and Kwang-Ting Cheng (The Hong Kong University of Science and Technology)</i>	

FlightOPU: An FPGA Overlay Processor for LLM with HBM-Aware Multi-Die Architecture	248
<i>Chen Wu (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), shaoqiang lu (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China; Shanghai Jiao Tong University, China), Yangbo Wei (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China; Shanghai Jiao Tong University, China), Junhong qian (Southeast University, China), Jinlong Yan (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), Zhanfei Chen (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), rumin zhang (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China), Xiao Shi (Southeast University, China), and lei he (Ningbo Institute of Digital Twin, Eastern Institute of Technology, China)</i>	
FPGA Implemented Quantum Approximate Optimization Algorithm for MaxCut Acceleration	252
<i>Xiyun Zhang (Southeast University, China), Jiyuan Liu (Southeast University, China), and He Li (Southeast University, China; State Key Laboratory of Digital Sensing and Processing IC Technology, China)</i>	
Resource Scheduling and Application Generalization for a Hybrid In-Memory Graph Mining Architecture	261
<i>Jiahe Zhu (Beihang University), Xueyan Wang (Beihang University), and Jianlei Yang (Beihang University)</i>	
HC2LHT: An Optimized Architecture for HighCapacity Table Lookup in FPGA ResourceConstrained Scenarios	268
<i>Weitao Pan (Xidian University, China), Yonghao Long (Xidian University, China), Jiahui Hao (Beijing SunWise Space Technology Ltd., China), and Zhiliang Qiu (Xidian University, China)</i>	

PhD Forum

BOAMLS: Bayesian Optimization with Attention Mechanism for FPGA Logic Synthesis	274
<i>Xijun Cheng (Jiangnan University, China), Zhongyan Xu (China Electronics Technology Group Corporation No.58 Research Institute, China), Jicong Fan (China Electronics Technology Group Corporation No.58 Research Institute, China), Yun Qian (Jiangnan University, China), Xiaofeng Gu (Jiangnan University, China), and Zhiguo Yu (Jiangnan University, China)</i>	
FLAA: Fused Linear Attention Accelerator for Efficient Inference and Training in Transformers	276
<i>Zhuoheng Ran (City University of Hong Kong, China), Chong Wu (City University of Hong Kong, China), Renjie Xu (City University of Hong Kong, China), Maolin Che (Guizhou University, China), Ray C.C. Cheung (City University of Hong Kong, China), and Hong Yan (City University of Hong Kong, China)</i>	
An Efficient SRAM Architecture for Transposed and Non-Transposed Memory Access	278
<i>Can Xiao (Imperial College London, UK), Haoran Wu (University of Cambridge, UK), Xuan Guo (Imperial College London, UK), Jianyi Cheng (University of Edinburgh, UK), and Yiren Zhao (Imperial College London, UK)</i>	

Toward Domain-Aware Energy-Efficient Reconfigurable Architectures	280
<i>Ensieh Aliagha (TU Dresden) and Diana Göhringer (TU Dresden)</i>	

Competition

A Low-Latency and High-Precision Unified Activation and Normalization Accelerator on FPGA ..	282
<i>Ao Zhang (University of Electronic Science and Technology of China, China) and Yujun Wei (University of Electronic Science and Technology of China, China)</i>	
BF16-ACT: A High-Performance BF16 Activation Function Engine on FPGA	284
<i>Hepeng Hu (Xi'an Jiaotong University, China), Haodong Zhang (Xi'an Jiaotong University, China), Zhaojie Cheng (Xi'an Jiaotong University, China), and Feng Liang (Xi'an Jiaotong University, China)</i>	
Gluttonous Snake: A FPGA-Based Fully Unified Accelerator for Nonlinear Functions in LLMs	286
<i>Yutong Jia (Jilin University, China), Shilin Zhang (Jilin University, China), Xiangming Guo (Jilin University, China), Kangping Wang (Jilin University, China), and Chuantao Zheng (Jilin University, China)</i>	
Reconfigurable Dataflow Architecture for Multiple Activation Functions on FPGA	288
<i>Runsen An (Nanjing University, China), Xinling Xie (Nanjing University, China), Hua Yuan (Nanjing University, China), and Jun Lin (Nanjing University, China)</i>	
A Cyclic-Buffered Architecture FPGA Accelerator for ORB Feature Extraction in Stereo Visual SLAM	290
<i>Te Han (Shanghai University, China) and Cheng Liu (Shanghai University, China)</i>	
A ROS-PYNQ Co-Design Framework and Feature Extraction Accelerator for SLAM Acceleration ..	292
<i>Ming Xia (Southeast University, China), Zhao Cang (Southeast University, China), Haocheng Li (Southeast University, China), Ziyuan Pu (Southeast University, China), and He Li (Southeast University, China)</i>	
Author Index	295