

2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2025)

**Busan, Republic of Korea
12-15 October 2025**

Pages 1–458

IEEE Catalog Number:
ISBN:

CFP25APC-POD
979-8-3315-8908-0



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25APC-POD
ISBN (Print-On-Demand):	979-8-3315-8908-0
ISBN (Online):	979-8-3315-8907-3
ISSN:	2837-4576

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

FRIEREN: A Lightweight System for Face Resizing Image Detail Quality Evaluation via Robust Estimation of Image Naturalness	1
<i>Yuan-Kang Lee, Kuan-Lin Chen, Jian-Jiun Ding</i>	
Closit: Clipped-Regime Posit Quantization for Edge-Friendly Vision Transformers	6
<i>Sungsoo Han, Dahun Choi, Hyun Kim</i>	
AxAdderNet: Combining Approximate Computing to Quantized AdderNet	11
<i>DaeRyong Shin, Min Kee Chang, HyunJin Kim, Alberto A. del Barrio</i>	
StripDet: Strip Attention-Based Lightweight 3D Object Detection from Point Cloud	16
<i>Weichao Wang, Wendong Mao, Zhongfeng Wang</i>	
Layer Sensitivity Mixed-Precision Quantization for Image Super-Resolution	21
<i>Jun Young Kim, Joo Hyeon Jeon, Sung In Cho</i>	
An Efficient Accelerator for Attention Mechanism Based on Combined-Head Low-Rank Projection and Unified-PE Candidate Selection	26
<i>Xingyuan Hu, Xulong Zhang, Xiao Cong, Haoran Geng, Chongkang Tan, Yuan Du, Li Du</i>	
An Energy-Efficient Super-Resolution Processor with Enhanced Tiling Artifact Reduction	31
<i>Byeungseok Yoo, Sungjin Park, Sunwoo Lee, Dongsuk Jeon</i>	
A Dual-Mode High Efficient Hardware Architecture Design for Diffusion Models	36
<i>Tsung-Lin Tsai, Yi-Cheng Lo, Ching-Yao Chen, An-Yeu Andy Wu</i>	
ECHO: An Efficient Co-Designed ASR Accelerator with Hardware-Friendly and Audio-Aware Attention	41
<i>Tseng-Jen Li, Tian-Sheuan Chang</i>	
Leveraging Natural Structured Sparsity for Energy-Efficient Spiking Transformer Processing	46
<i>Hyunseok Jung, Dongwoo Lew, Jongsun Park</i>	
Progressive Few-Shot NAS via Multiple Elastic Subsupernets for Efficient Network Search	51
<i>Oscal Tzyh-Chiang Chen, Ya-Yun Cheng, Zih-Rong Lin, Manh-Hung Ha</i>	
Hardware-Aware Backpropagation Training for SNNs on Analog, Ultra-Low Power Neuromorphic Hardware Compensating for Mismatch	56
<i>Matthias Ochs, Alexander Greif, Max Jamula, Ralf Brederlow</i>	
APSDCP-Net: Adaptive Patch-Size Dark Channel Prior Network for Single Image Dehazing	61
<i>Ming-Yang Tu, Kuan-Lin Chen, Jian-Jiun Ding</i>	
A Convolutional Autoencoder-Based System for Point Cloud Compression	66
<i>Lih-Jen Kau, Yong-Wei Liu</i>	
Energy-Efficient ReRAM-Based In-Memory Computing with Dual SNN/ANN Modes	71
<i>Chang-Yu Kuo, Tian-Sheuan Chang, Tsung-Heng Tsai</i>	
A 6T SRAM Analog CIM Macro for 8-Bit MAC with Input/Weight Partitioning for High Signal Margin and Throughput	76
<i>Abhishek Goel, Cheena Singhal, Dinesh Kushwaha, Sparsh Mittal, Sudeb Dasgupta</i>	

ETA: Efficient Transformer Attention Mapping for ReRAM-Based Compute-In-Memory Architectures	81
<i>Johnny Rhe, Juhong Park, Kang Eun Jeon, Jong Hwan Ko</i>	
IR-Aware Weight Remapping Considering Thermal Effect and Stuck-at Faults in RRAM Crossbar Array	86
<i>Shih-Han Chang, Yi-Lun He, Chien-Nan Jimmy Liu</i>	
A 28nm 20 TOPS/W in-Memory Search Engine with Pre-Charge-Free SRAM-Based TCAM and Hybrid-Match Mechanism for Few-Shot Learning	91
<i>Jen-Chieh Wang, Chi-Tse Huang, Chia-Wei Su, Chun-Fu Chen, I-Chyn Wey, Hsiang-Yun Cheng An-Yeu Wu</i>	
Bit-Preserving Analog Alignment-Based Cross-Domain FP-CIM for LLMs	96
<i>Huiwon Kim, Dongwoo Lew, Jongsun Park</i>	
A 1D Lightweight ShuffleNetV2 for Cardiovascular Disease Detection in a Point-of-Care System	101
<i>Feng Jiang, Yang Wei Lim, Siti Anom Ahmad, Faisul Arif Ahmad, Luthffi Idzhar Ismail Ahmed Faeq Hussein, Fakhrol Zaman Rokhani</i>	
CLCO-S1: Efficient Softmax1 Architecture of Cross Level Collaborative Optimization for Transformer	106
<i>Yingqian Chen, Haoran Geng, Cheng Liu, Li Du</i>	
A Memory-Efficient Framework for Deformable Transformer with Neural Architecture Search	111
<i>Wendong Mao, Mingfan Zhao, Jianfeng Guan, Qiwei Dong, Zhongfeng Wang</i>	
Uncertainty-Aware Performance Evaluation of Low-Noise Amplers via Generalized Polynomial Chaos Expansion-Based Surrogate Model	116
<i>Hoyeon Shin, Taeyeong Kim, Jiyong Chung, Moon-Kyu Cho, Songnam Hong, Ickhyun Song</i>	
Memory-Efficient Differential Privacy Accelerator	121
<i>Muhammad Hamis Haider, Nam-joon Kim, Hao Zhang, Janier Arias-Garcia, Hyuk-Jae Lee, Seok-bum Ko</i>	
Power Amplifier-Voltage Cotrolled Oscillator with Mixer for Millimeter-Wave Transmitter Linearization	126
<i>Wen-Cheng Lai</i>	
A Single-Channel 1-GS/s 62.2-dB Sndr Hybrid Voltage-Time Pipelined ADC with Parallel Conversion Technique in 40-nm CMOS	130
<i>Huilin Zhou, Xinsheng Wang, Congyi Zhang, Chenrui Liang</i>	
A Sub-100 nW Power-on-Reset Circuit with Integrated Brown-Out Detection and Autonomous Power Gating for Edge Devices	135
<i>Inseo Son, Yoochang Kim, Young-Ha Hwang</i>	
An Ultra-Low Jitter Divider-Less Phase-Locked Loop Using Differential Dual-Edge Sub-Sampling Phase Detector	140
<i>Anshul Verma, Bishnu Prasad Das</i>	
An Analog-Front-End with Ultra Low-Power in Optical Sensor for FMCW LiDAR System	145
<i>Yehyeon An, Jonghyun Kim, Seungju Lee, Jinwook Burm</i>	
A 66.7dB-SNDR Pipelined-SAR ADC with On-Chip Bit-Weight Calibration Achieving $\triangle$ Across PVT Variations	150
<i>Jinwei Zhang, Haolin Han, Ruili Ren, Shubin Liu, Zhangming Zhu</i>	

A 10-bit 40-MS/s Capacitor-Swapping SAR ADC in 180-nm CMOS	154
<i>Ying-Liang Li, Yung-Hui Chung</i>	
A 99.1 dB-SNDR CT-DT NS SAR ADC with Two-Stage Stacking Inverter-Cascoded FIA	158
<i>Yanzhujun Du, Lingxin Meng, Menglian Zhao, Zhichao Tan</i>	
A $72.7\text{-}\mu\text{m}\{\mathrm{W}\}$ Noise Shaping SAR-Assisted Incremental ADC with Extended Counting Achieving 88.5-dB SNDR and 179.9-dB FoMSNDR	163
<i>Yi Huo, Menglian Zhao, Zhichao Tan</i>	
An SSF-Based Fast-Transient LDO as Reference Buffer for a 12-Bit 50-MS/s SAR ADC in 40-nm CMOS	168
<i>Peijuan Ju, Dixian Zhao, Qisong Wu</i>	
An 88.6-dB SNDR Discrete-Time Delta-Sigma Modulator Using Two-Stage Floating Inverter Amplifiers in 180-nm CMOS	173
<i>Chun-Yang Chiu, Yung-Hui Chung</i>	
A 17.0-ENOB 400Hz-BW MASH 2-1 ADC with a Time-Multiplexed Nested SDM Quantizer	177
<i>Zhengzhe Jia, Xinyu Xie, Zeyu Cai</i>	
Active Time-Constant Error Compensation in Multi-Bit Continuous-Time Delta-Sigma Modulators	182
<i>Tobias Wolfer, Eckhard Hennig</i>	
MPPT Boost Converter with AFE for MIC-Based Solar Power Systems	187
<i>Haechan Park, Jooyun Oh, Jaehyeok Lee, Sungwan Hong, Joongho Choi</i>	
Emulated Peak Current Mode Buck Converter for High Step-Down Applications	191
<i>Minkwang Ji, Jiho Jung, Jihun Oh, Joongho Choi</i>	
A 55 Mhz -Bandwidth Sub- μV -Offset High-Precision Amplifier with Two-Step Automatic Offset Calibration	195
<i>Yang Zhang, Zi Wang, Mingyi Chen</i>	
A Temperature-Stabilized G_{m} Technique for Folded-Cascode OTAs in 22 nm FDSOI Technology	200
<i>Claire Mahusay, Cedric Allen Oria, Arcel Leynes, Maria Sophia Ralota, Vincent Angelo Bogg's Roxas Marc Rosales, Maria Theresa De Leon</i>	
A 12- μV Offset Low-Input-Bias-Current High-Precision CMOS Operational Amplifier with Automatic Offset Calibration	205
<i>Kunxun Luo, Jingquan Liu, Mingyi Chen</i>	
A Low Power, Bandwidth Enhanced, Negative-R Assisted Fourth Order Active-RC Filter	210
<i>Sayyad Arif, Nagaveni S, Soumya Gupta, Manjunath Kareppagoudr</i>	
A 112Gb/s PAM4 Mach-Zehnder modulator Driver in 12nm FinFET with 3.8 V Output Swing for Analog-Digital Co-Integration	215
<i>Giovanni Marco Rubino, Alessio De Prà, Danilo Manstretta</i>	
A 56 Gb/s PAM-4 CDR Circuit Using Middle Transition Masking and Integrated Bit Decoding Schemes	220
<i>Seung-Gyun Kim, Won-Young Lee</i>	

Advanced Techniques for Mitigating Power Supply Induced Jitter in Low-Cost, Multi-Lane, Multi-PHY Timing Controller Solutions in 8 nm FinFET	225
<i>Subhadeep Datta, Ankur Ghosh, A Santosh Kumar Reddy, Umamaheswara Reddy Katta</i>	
<i>Manohar Seetharam, Byunghyun Lim, Jongjae Ryu, Goeun kim, Doohee Lim, Sachin Kashyap, Mohit Arora</i>	
<i>Bhargavi SPH, Saikat Hazra, Sumanth Chakkirala, Avneesh Singh Verma</i>	
ChargeFloat-TQ: A Charge-Domain-Based Tracking-Quantized Floating-Point Computing-in-Memory Accelerator Macro	229
<i>Yu Liu, Hao Li, Changxin Yue, Xiulong Wu, Chunyu Peng, Wenjuan Lu, Chenghu Dai, Xin Li, Zhiting Lin</i>	
A 10T SRAM-Based PUF Enhanced by In-Memory Computing for Secure Authentication	234
<i>Neha Maheshwari, Shivam Vaish, Kwok Tai Chui, Brij Bhooshan Gupta, Santosh Kumar Vishvakarma</i>	
A Signed-Transfer SRAM Computing-in-Memory Macro with In-Column Reconfiguration Dac and 2Bit/Cycle Quantization	239
<i>Ying Pan, Xin Li, Yuanyang Wang, Jiaqi Chen, Yang Lou, Yifan Wu, Jianxing Zhou, Qiushi Feng</i>	
<i>Wenqiang Zhang, Baofa Wu, Chenghu Dai, Yu Liu, Xiulong Wu, Zhiting Lin</i>	
A Sub-1-V 2-Bit Low-Noise and High-PSRR Low-Dropout Linear Regulator in 65-nm SOI CMOS for 5G Applications	244
<i>Li Dai, Jin Li, Bo Chen, Linqian Zhao, Tao Yuan</i>	
A 0.01 mm ² RC-Filter-Based Temperature Sensor with Phase-Domain DSM Readout Achieving 232fJ.K ² Resolution FoM	249
<i>Shuan Yang, Tai-Hong Chen, Yu-Chi Wang, Chia-Hsi Fang, Chun-Yu Lin, Shan-Chih Tsou</i>	
<i>Shon-Hang Wen, Kuan-Dar Chen, Tsung-Hsien Lin</i>	
A 1.86ppm/°C CMOS-Only Voltage Reference with 20mA Load Driving Capability	253
<i>Huiqi Chen, Zhaonan Lu, Zili Zhou, Jiankai Pan, Shuang Song, Menglian Zhao</i>	
A CMOS SOI 180nm Sub-Ranging Bandgap Reference with 4.5ppm/°C TC Across −40 to 175°C	258
<i>Mingrui Wang, Hengchen Zou, Rui Martins, Pui-In Mak, Ka-Meng Lei</i>	
A 3.35 and 4.18 ppm/°C Dual-Output Bandgap Reference Circuit with Wide Temperature Range Using Curvature and Digital PVT Compensation	263
<i>Tzung-Je Lee, Zi-Yi Huang, Aleksandr Vasjanov, Vaidotas Barzdenas</i>	
A Reconfigurable 8-Channel Dual-Mode Neural Stimulator with High-Voltage Compliance and 97% Efficiency	267
<i>Yijun Ye, Yutao Mao, Wenjun Zou, Hui Wu, Xing Liu, Ziqi Tan, Mostafa Katebi, Jie Yang, Mohamad Sawan</i>	
A Non-Invasive Ultrasound-Transmission-Based Thermometry Method for Multi-Layer Deep Tissue Monitoring	271
<i>Saebyeok Shin, Jaehong Jung, Mohith Manohara, Anantha P. Chandrakasan, Ahmad Bahai</i>	
A Continuous-Wave/Frequency-Domain Reconfigurable Light-Sensing Readout Circuit for Functional Biomedical Imaging Application	275
<i>Wenzhe Qin, Huanyu You, Sibao Peng, Xiafan Gu, Eva Guttmann-Flury, Jiajun Yuan, Jian Zhao</i>	
Low Fractional Spurs Frequency Synthesizer for Nuclear Magnetic Resonance Measurement Systems	280
<i>Parham Davami, Guillaume Mocquard, Thomas Burger</i>	
A 16-Channel TDM Spectral Feature Extraction Using IIR Filter for Closed-Loop Neuromodulation	285
<i>Tarun Choudhary, Lakshmi Iyer, Laxmeesha Somappa</i>	

A High-Performance RRAM-Based PMM Accelerator for Lattice-Based PQC	290
<i>Yang Chen, Zeren Zhu, Bei Wang, Chenghua Wang, Yijun Cui</i>	
A DL-MRBL Scheme with Variation-Resilient Timing for Wide Voltage STT-MRAM	295
<i>Ruiqi Zhang, Shuyu Wang, Haoran Du, Hao Cai</i>	
Multi-Channel Quantum-Effect Thin-Film Transistors for Beyond Cmos Applications	300
<i>Mohammad Masum Billah, Moath Alathbah, Jung Bae Kim, Jin Jang</i>	
An Enhanced ASAP7 PDK with Power Via Technology for IR Drop and PPA Evaluation	305
<i>Mingjie Yu, Jiaqi Dou, Bingyi Ye, Yang Shen, Xiaojin Li, Yanling Shi, Yuhang Zhang, Yabin Sun</i>	
Design Automation for a-IGZO Thin Film Technology Using a Multi-Row Standard Cell Architecture	310
<i>Yi-Ting Lin, Yalun Tang, Byeonggon Kang, Iris Hui-Ru Jiang, Kenji Nomura, Yuhwa Lo, Lifu Chang</i>	
<i>Bill Lin, Chung-Kuan Cheng</i>	
On the Data Dependency of the Read Speed of Low-Voltage SRAM with VSS-Assist Circuitry	315
<i>Chien-Tung Liu, Yu-Chuan Hou, Tay-Jyi Lin, Jinn-Shyan Wang</i>	
Via-Configurable Routing Network and Hard Macro Adaptability for 28 nm Structured ASIC	320
<i>Junyu Lin, Binxu Ning, Jian Yu, Ning Chen, Tianqin Ye, Lei Shen</i>	
A Wide-Range Standard-Cell-Compatible Voltage Level Shifter with Transition-Controlled Current Generator in 3-nm Nano-Sheet Technology	325
<i>Anuj Bhardwaj</i>	
Monolithic Hybrid-3D Standard Cell Library with Sandwiched Inter-Metal Layer for 3D Digital Computation-in-Memory Circuits	329
<i>Chieh-Ling Lee, Chu-Hsiu Hsu, Chih-Chao Yang, Chang-Hong Shen, Kuan-Neng Chen, Po-Tsang Huang</i>	
<i>Chenming Hu</i>	
VitalSystem: A Fault-Tolerant System Architecture for Wafer-Scale Integration	334
<i>Yiyang Liu, Jinghe Wei, Wenxin Xu, Leran Wang, Huixiang Li, Ying Gao</i>	
An Area-Time Efficient and Generic Accelerator for the Verification of Hash-Based Signature Schemes	339
<i>Yueqin Dai, Yifeng Song, Zhongfeng Wang</i>	
Scalable and High-Performance Number-Theoretic Transform Design for Lattice-Based Cryptography	344
<i>Hien Nguyen, Quang Dang Truong, Hanho Lee, Tuy Tan Nguyen</i>	
Design of Robust Clock-Tree Circuit with Transient-Recovery Technique	349
<i>Junhwa Jeong, Jongho Lee, Hoyeon Shin, Ilho Myeong, Ickhyun Song</i>	
Fast and Energy-Efficient Pipelined Vedic Multiplier Design for Modern Cryptographic Processors	354
<i>Akkapolu Sankararao, Naveen Kollepara, Vashist Managari, Binsu J Kailath</i>	
A Pipeline-Driven FPGA Accelerator with Memory-Scheduling for Neuromorphic Computing	359
<i>Zhipeng Liao, Tianyang Li, Ziyang Shen, Chaoming Fang, Jie Yang, Mohamad Sawan</i>	
A Quantitative Evaluation Method of Neural Rendering Accelerators	364
<i>Hayun Oh, Youngjoo Lee</i>	
CoRN-LN: Compressed Reciprocal Newton Method for Efficient Layer Normalization	368
<i>Dawon Choi, Hana Kim, Ji-Hoon Kim</i>	

BWFA-CAT: Bidirectional Wavefront Sequence Alignment with Content-Aware Tiling and its Hardware Accelerator	373
<i>Chia-Hung Lin, Po-Yen Chang, Yi-Chang Lu</i>	
Posit Adder and Multiplier with Variable Input and Output Exponent Sizes	378
<i>Min Kee Chang, DaeRyong Shin, HyunJin Kim, Alberto A. del Barrio</i>	
A Hardware-Efficient Approximate LMS-FFE for PAM4 Optical Communication Systems	383
<i>Yunjie Zhao, Hongfei Sun, Rong Wu, Ke Chen, Bi Wu, Chenggang Yan</i>	
Hardware-Efficient VLSI Architecture for L-BFGS Detection in MIMO-OFDM Systems	388
<i>Xuenan Wang, Yijing Yang, Chenggang Yan, Bi Wu, Ke Chen</i>	
A Configurable RISC-V Vector Processor with FSM-Driven Accelerator for Data-Intensive Workloads	393
<i>Akkapolu Sankararao, Vashist Managari, Naveen Kollepara, Binsu J Kailath</i>	
ML-Pump: A Machine Learning Based Bidirectional Prediction Framework for Charge Pump Design Optimization	398
<i>Ashutosh Singh, Anuj Grover, Abhishek Jain</i>	
Energy-Efficient Surveillance via Event-Driven ROI Detection with DVS-CIS Fusion	403
<i>Mincheol Cha, Keehyuk Lee, Soosung Kim, Hyunsurk Ryu, Xuan Truong Nguyen, Hyuk-Jae Lee</i>	
A Hybrid Buck-Boost Converter with Single Duty Cycle Control and Continuous Output Current	405
<i>Tiantian Tang, Chen Hu, Ming Yu, Xun Liu, Junmin Jiang</i>	
A Three-Level Inverting Buck Converter with 5 μ s Response Time and 20mV Output Ripple for Micro-Led Displays	410
<i>Gang Liu, Wuxiao Dong, Ruidong Li, Guoqing Li, Junmin Jiang, Xun Liu</i>	
A 5V-to-1V Hybrid Buck Converter with Asynchronized Switched Inductors and Hybrid Controls for Fast Load Transient	415
<i>Haoqiang Deng, Ming Yu, Ruidong Li, Chen Hu, Guoqing Li, Xun Liu, Junmin Jiang</i>	
A Discontinuously Resonant Operation for Continuously-Scalable-Conversion-Ratio Switched Capacitor Converter with Enhanced Power Efficiency and Output Capability	420
<i>Haozhe Zhang, Chuang Wang, Xiaosen Liu, Xuliang Wang, Renwei Chen, Xuchen Men, Feng Wang Yan Wang</i>	
Advanced Voltage Measurement Unit With On-Chip High-Pass Filters for Battery EIS System	425
<i>Byeongho Hwang, Yunchae Lee, Jihan Shin, Jinho Park, Uikyoung Lee, Kyeongha Kwon</i>	
A Study on the Very Small Phase Difference Measurement Circuit Suitable for Integration of Multi-Point Phase Difference Measurement System	430
<i>Maa Shimogawa, Takuro Noguchi, Akio Shimizu, Yohei Ishikawa</i>	
A Low-Voltage DT MOS-Based Grounded Synthetic Inductor Using MOS-C Technique	434
<i>Ruchita Gupta, Bhawna Aggarwal, Maneesha Gupta</i>	
A Low-Power Open-Loop Spread-Spectrum Clock Generator Design for Ref-Clk Applications	439
<i>Yuxiao Zhang, Ziwang Cao, Yejuan Zeng, Xu Meng, Yongsheng Yin</i>	
A Low-Power PLL with Supply Noise Insensitive VCO in 65nm CMOS	444
<i>Thinh Tran-Dinh, Minh Nguyen-Quang, Hung Le-Quang, Du Doan-Khanh, Huy Do-Quang, Sang-Gug Lee Loan Pham-Nguyen</i>	

A Capacitor-Less LDO with Enhanced Wide Band Power Supply Rejection for Voltage-Controlled Oscillator	449
<i>Chengcheng Zhou, Jiawen Yang, Rui Li, Yongsheng Yin, Xu Meng</i>	
A Low-Power Bidirectional Clamping Circuit using Current-Starved Inverter and Current Mirror	454
<i>Narala Venkateswarlu, Gajendranath Chowdary</i>	
A Wide Bandwidth TIA with Low Power Consumption for PNN Prototyping	459
<i>L S S Pavan Kumar Chodiseti, Jen-Yu Li, Pradyumna Vellanki, Yung-Jr Hung, Chua-Chin Wang</i>	
RoPE on the Fast Track: Latency-Optimized LLM Inference on GPUs with Low-Rank QKV Factorization and Rotary Positional Embedding	464
<i>Gilhyeon Lee, Jihoon Jang, Kyungmin Goh, Hyun Kim</i>	
Efficient MXINT4 Inference via Hardware-Based Dynamic Sparsity Detection and Skip-Activation	469
<i>Youngchan Kim, Hyun Kim</i>	
0.3V Specification-Oriented Inverter-Based Otas with NAND-and-NOR CMFB Using Different Standard Cells' Strength	474
<i>Ngo-Doanh Nguyen, Duy-Hieu Bui, Xuan-Tu Tran, Orazio Aiello</i>	
A NOR8T SRAM Digital Compute-in-Memory Macro for Sparse and Scalable Edge-AI Processing	479
<i>Pratham Sharma, Mukul Lokhande, Akash Sankhe, Kwok Tai Chui, Brij Bhooshan Gupta, Santosh Kumar Vishvakarma</i>	
An Energy-Efficient Vision Language Model Inference with Importance-aware Token Pruning	484
<i>Zhamaliddin Kalzhan, Songyeon Hong, Hoi-Jun Yoo</i>	
A New Narrowband Active Noise Control System with Improved Applicability	489
<i>N. Hara, Y. Xiao, T. Shirakawa, Y. Ma, L. Ma, K. Khorasani</i>	
ReNoC-ML: Reliability-Aware Network-on-Chip Performance Modeling Using Machine Learning	494
<i>Zhuofan Lin, Yang Wei Lim, Yongfu Li, Fakhrul Zaman Rokhani</i>	
Memory and Energy Savings in the FPGA Implementation of Keyword Spotting with Stream Processing	499
<i>Yuto Tada, Masanori Hashimoto, Makoto Miyamura, Xu Bai, Toshitsugu Sakamoto, Hiroyuki Ochi</i>	
Pose-Based Video Sign Language Recognition on Edge Devices Using Deep Neural Networks	504
<i>Erik Tang</i>	
RecFlash: Fast Recommendation Inference on NAND Flash-Based In-Storage Computing with Embedding-Optimized Data Mapping	509
<i>Jangho Baik, Gisan Ji, Wonbo Shim, Sungju Ryu</i>	
Lightweight Distil-Whisper and Hardware-Efficient FPGA Acceleration for Edge ASR	514
<i>Yijing Yang, Xuenan Wang, Bi Wu, Chenggang Yan, Ke Chen</i>	
Cuffless Blood Pressure Estimation Using Wearable Devices Based on Attention Mechanisms and Synthetic Data From Generative Models	519
<i>Che-An Chen, Chuan-En Chou, Pei-Yun Tsai, Tzung-Dau Wang</i>	
Improvement of A2C Training Efficiency with FSM-Based Meta-Optimizer on CPU-FPGA Platform	524
<i>Chavakorn Somjaisuk, Yukio Mitsuyama</i>	

A 14-Bit Two Steps 50MS/s SAR-ADC Based on Time-Domain Quantization Utilizing High Linearity VTC Method	528
<i>Bo Song, Yiyao Xiang, Mingsheng Xu</i>	
Foscu: Feasibility of Synthetic Mri Generation Via Duo-Diffusion Models for Enhancement of 3D U-Nets in Hepatic Segmentation	533
<i>Youngung Han, Kyeonghun Kim, Seoyoung Ju, Yeonju Jean, Minkyung Cha, Seohyoung Park</i>	
<i>Hyeonseok Jung, Nam-Joon Kim, Woo Kyoung Jeong, Ken Ying-Kai Liao, Hyuk-Jae Lee</i>	
System-on-Chip Implementation of Deep Learning RF Fingerprinting for Device Authentication	538
<i>Duc Dung Vu, Vu Hoang Thang Chau, Ivan Schipper, Mateo Favel, Muhammad Asad Imran Rafique, Bo Li Ediz Cetin</i>	
Progressive NAS for Efficient Structural Pruning of Pretrained Language Models	543
<i>Amrita Rana, Kyung Ki Kim</i>	
Battery-Less and Sensor-Less LoRa Node for Water Turbidity Monitoring	547
<i>Arvin Raj Ramesh, Samsuzana Abd Aziz, Norulhuda Mohamed Ramli, Khairudin Nurulhuda Roberto La Rosa, Orazio Aiello, Fakhrol Zaman Rokhani</i>	
2D Material Characterisation Using in-Memory Predictive Analytics	552
<i>Kishan Kartha, Aleena Kabeer, Alex James</i>	
Novel 4T-2C Ferroelectric Non-Volatile Memory Cell Featuring Non-Destructive Read	557
<i>Nihal Raut, Harshitha Gangu, Vatika Jhanjee, Abhishek Kadam, Veeresh Deshpande</i>	
An Ultra-High-Frequency Neural Stimulator Design Compatible for Both 3.3-V and 30-V Output	562
<i>Ziyue Wu, Xu Liu</i>	
Flow-Based Compact Droplet Routing Algorithm for MEDA-Based DMFB	567
<i>Emuun Purevdaqva, Masayuki Shimoda, Satoshi Tayu, Atsushi Takahashi</i>	
A Comparative Study of Adaptive Channel Selection for Resource-Constrained On-Chip Seizure Detection	572
<i>Shanmugam S, Ankur Gupta, Laxmeesha Somappa</i>	
Poincaré Embeddings for Brain Age Estimation and Hierarchical Biomarker Discovery	577
<i>Seung Woo Heo, Nam Jun Kim, Hyuk Jae Lee</i>	
A Sturdy MASH Third-Order Noise-Shaping SAR ADC with Reuse of the SAR ADC	582
<i>Jang-hyeon Cho, Sang-Gyu Park</i>	
FCP-LLM: Functional Coverpoint Plan Generation Using LLM in Early Design Verification Stage	586
<i>Zhuofan Lin, Zixian Guo, Chao Wang, Ruixin Zheng, Yuxin Ji, Yang Wei Lim, Yuhang Zhang Fakhrol Zaman Rokhani, Yongfu Li</i>	
Alt-FF: A Logic-Level Design of Flip-Flop Control for Side-Channel Protection	591
<i>Manami Nishimura, Tomoaki Ukezono, Toshinori Sato</i>	
Highly-Efficient Unified Polynomial Arithmetic Module Architecture for Falcon PQC Scheme	596
<i>Quang Dang Truong, Tuy Tan Nguyen, Hanho Lee</i>	
High-Speed Matrix-Thread Co-Optimized NTT Design for ML-KEM	601
<i>Gong Chen, Jiansheng Chen, Tianyang Yu, Zhirui Zhang, Bei Wang, Fangyu Zheng, Yijun Cui</i>	

An IREE Compiler-Based SoC Design for Efficient on-Device AI Inference Acceleration	606
<i>Suhwan Park, Sangcheol Park, Jin-Ku Kang, Yongwoo Kim</i>	
Efficient FPGA Implementation of Compressor Trees Based on Generalized Parallel Counter Chains	611
<i>Mugi Noda, Nagisa Ishiura</i>	
A 28Nm Floating-Point SRAM-Based CIM Macro with Shifting-in-Memory Exponent Normalization and Mantissa Alignment	616
<i>Zhiting Lin, Yang Yang, Miao Long, Hao Li, Rongtao Li, Wenqiang Zhang, Xin Wang, Qiang Zhao Xiulong Wu, Yu Liu</i>	
RNS Base Conversion Using Optimized Multiword Multipliers for Approximate Modulus Switching	621
<i>Muhammad Ogin Hasanuddin, Hanho Lee</i>	
Comparison of Barrett Modular Reduction with Various Multipliers in the Context of BFV/BGV Homomorphic Encryption	626
<i>Muhammad Daffa Rasyid, Ardianto Satriawan, Hanho Lee</i>	
FPGA-Based Real-Time ISP Accelerator Using Low-Cost Line Buffers and Non-Linear Functions	631
<i>Seungwoo Hong, Jung Gyu Min, Jin Hyun, Jaehee Kim, Dongyun Kam, Eunji Yoo, Pilsu Kim, Jaehyung Yoo Hyong-Euk Lee, Youngjoo Lee</i>	
Sparsity and Autocorrelation Peak Difference Based Joint Noise Level and Blur Extent Estimation	636
<i>Yu-Chieh Yu, Kuan-Lin Chen, Jian-Jiun Ding</i>	
A Simulation-Based Study on Impact of DVS for Side-Channel Attacks	641
<i>Ryoma Katsube, Shinichi Nishizawa, Toshinori Sato, Tomoaki Ukezono</i>	
Experimental Analysis of Quantum Annealing for Satisfiability Problems	646
<i>Remma Ukaku, Tomohisa Kawakami, Hiroyuki Tomiyama</i>	
On the Hardware Efficiency of Short-Length Polarization-Adjusted Convolutional Polar Decoders	650
<i>Junehyuk Oh, Soonhyun Kwon, Dongyun Kam, Youngjoo Lee</i>	
Dual-Clock Optimization for Multi-Core Base Conversion in Fully Homomorphic CKKS Scheme	655
<i>Rafael Aditya Cahyo W., Handy Jonarta, Muhammad Ogin Hasanuddin, Infall Syafalni, Nana Sutisna Trio Adiono</i>	
CIPHERX: A Unified High-Efficiency AES Encryption and CMAC Authentication Accelerator for Edge Applications	659
<i>Sreyas Janamanchi, Pradyumna G, Chinmay Krishna R, Madhav Rao</i>	
Performance Evaluation of Adaptive Stochastic Computing Based Image Processing Approaches	664
<i>Keerthana Pamidimukkala, Kyung Ki Kim, Yong-Bin Kim, Minsu Choi</i>	
Sparsity-Gated Fp16 Mac Pipeline for Energyefficient Edram-Based Neural Inference	668
<i>Akshay Kumar Sharma, Kyung Ki Kim</i>	
Rigorous Verification of Implicit Poincaré Map Generated by a Sinusoidally Forced Continuous Piecewise Linear Circuit	672
<i>Hideaki Okazaki, Naohiko Inaba</i>	
N-Coupled CMOS Differential Relaxation Oscillators for Deep Oscillatory Neural Networks	677
<i>Kunjetti Dharanidhar Gupta, Srinivasa Chakravarthy, Sankaran Aniruddhan</i>	

Nanomechanical Self-Timed Power Management Circuit for Low-Power IoT Devices	682
<i>Guangwei Liao, Roshan Weerasekera, Dinesh Pamunuwa</i>	
Performance Evaluation and Optimization of the Sampling Process of an Neuropredictive SAR ADC	687
<i>Alexander Spielberger, Lucas Spitzkopf, Albert-Marcel Schrotz, Christof Pfannenmüller, Robert Weigel Norman Franchi</i>	
A Fully-Integrated LDO with High PSR and Fast Transient Response Using Adaptive Feed-Forward Ripple Cancellation Technique	692
<i>Pengcheng Wang, Renjie Fu, Yunqi Yang, Yilin Xu, Fanxun Cai, Wenjie Deng, Shixuan Wang, Wu Wen Chong Duan, Hui Zhang</i>	
Comparison of Switched-Capacitor and Low-Q Resonant Switched-Capacitor with High-Density Capacitor in 3-D Packaging	697
<i>Du Zhou, Guigang Cai</i>	
A Single-Mode Three-Phase Dual-Path Hybrid Buck-Boost Converter with Extended VCR Range and Always-Reduced Conduction Loss	702
<i>Xinman Li, Xiongjie Zhang, Yang Jiang, Yan Lu, Rui P. Martins, Pui-In Mak</i>	
An L-Band Dual-Low-Noise-Amplifier Bank IC in 65-nm SOI CMOS with 20-dB Gain for Advanced GNSS Receiver Front Ends	707
<i>Li Dai, Jin Li, Bo Chen, Linqian Zhao, Tao Yuan</i>	
A 16 Gb/s 48.9 fJ/b PVT-Tolerant Standard-Cell-Based Receiver for AC-Coupled Chiplet Interconnects	712
<i>Yuki Mitarai, Mototsugu Hamada, Atsutake Kosuge</i>	
A 15-20GHz CMOS Variable-Gain Phase Shifter for UAV Detection Radar Systems	717
<i>Haram Park, Mingyu Lee, Eunhae Jo, Hyeonwon Song, Seungchan Lee, Jinseok Park</i>	
Design Automation and Optimization of Frequency Dividers	720
<i>Poornishwar M, Inban S, S. Ramprasath, Sankaran Aniruddhan</i>	
Analog Blocks for 8-Bit SAR ADC: Rail-to-Rail Comparator and Two-Stage Operational Amplifier Designed with Open-Source Tools and Sky130 PDK	725
<i>Uriel Jaramillo-Toral, Susana Ortega-Cisneros, Emilio Isaac Baungarten-Leon, Erick Jaramillo-Toral Héctor Emmanuel Muñoz Zapata</i>	
Design Considerations for a Third Order Passive Loop Filter in a PLL	730
<i>Asif Rahman, Chithra</i>	
A Derivative-Sign Discrimination Based Calibration Scheme for Timing Skew in Dual-Channel TIADCs	735
<i>Xin Li, Mengdi Miao, Ying Pan, Yu Liu, Chenghu Dai, Yongliang Zhou, Xiulong Wu, Zhiting Lin</i>	
Design of Low-Spur Sub-Sampling PLL Employing a Passive Gain-Boosting Isolated SSPD	740
<i>Yanlong Cai, Wenhui Liao, Yao Jiang, Ke Chen, Bi Wu, Chenggang Yan</i>	
A Dual-Core Mode-Switched L-C Coupled Class-F VCO with 43 % Tuning Range	745
<i>Kastur Roy, Anik Batabyal, Rajesh Zele</i>	
Design of a Low Phase Noise Quadrature DCO Using Dual Superharmonic Injection in 55nm CMOS for Ka-Band Applications	750
<i>Devesh Bhaskaran, Shashidhar Tantry</i>	

A 151.9-165.9 GHz 8.8% FTR Quadrature Voltage Controlled Oscillator in 28-nm FDSOI	755
<i>Waseem Abbas, Samir Aziri, Christoph Wagner, Golsa Ghiaasi</i>	
A 27 GHz Phase-Coupled Distributed Quad-Core Oscillator in 12 nm FinFET	759
<i>Valentina Marazzi, Lorenzo Porcheddu, Marco Garampazzi, Enrico Temporiti, Danilo Manstretta</i>	
A 63.6-81 GHz Broadband LNA with 22.9 dB Gain and 4.9 dB NF in a 65-nm CMOS Technology	764
<i>Guanglai Wu, Yun Fang, Zongming Duan, Yi Zhang, Yufeng Guo, Yongjie Li, Hao Gao</i>	
K-Band 65-nm CMOS 2-Stage LNA Using High-Pass Filter for Low-Noise and Neutralization Capacitor for Wideband Performance	768
<i>Chaeyun Kim, Hyojin Yoon, Jaeyong Lee, Changkun Park</i>	
A V-Band Noise Canceling LNA for Atmospheric Temperature Profiling Radiometers	772
<i>Mounika Kare, Anik Batabyal, Rajesh Zele</i>	
A 2-4GHz Wideband Transmitter Front-End for FMCW Through-Wall Radar Applications	777
<i>Yunqi Yang, Haoyu Shen, Hao Lei, Zhigang Fu, Pengcheng Wang, Yilin Xu, Fanxun Cai, Xiao Fang Hui Zhang</i>	
3ETSS: An Energy-Efficient Event-Based Tactile Sensing System	782
<i>Yuncheng Lu, Kiho Seong, Chufeng Yang, Junying Li, Zechen Wang, Si En Timothy Ng, Shibi Varku Arindam Basu, Nripan Mathews, Tony Tae Hyoung Kim</i>	
A 65nm 0.0736mm ² /Pixel Simultaneous Energy-Harvesting-and-Sensing 2-by-2 Self-Powered CMOS Image Sensor Pixel Array Using Self-Oscillating Voltage Doubler for Thermal-Aware Zero-Stand-by-Power Imaging	787
<i>Kei Awano, Yoshitsune Sugimura, Yuma Ota, You Wu, Keishi Ogura, Hiroaki Kitaike, Kento Okamura Shufan Xu, Jin Nakamura, Masaya Kaneko, Yuta Kimura, Hiroaki Nakamura, Ruilin Zhang Hirofumi Shinohara, Kunyang Liu, Kiichi Niitsu</i>	
Periodic Orbits and Hardware Implementation of Permutation XOR Cellular Automata	792
<i>Yosuke Suzuki, Toshimichi Saito</i>	
FPGA Implementation and Analysis on Parallel and Pipeline Approximate Softmax for Transformer	796
<i>Abdullah Celep, Trio Adiono, Infall Syafalni, Nana Sutisna, Nur Ahmadi, Rahmat Mulyawan</i>	
THES-SNN: Thresholded Hybrid Encoding with Single-Spike Neurons for Energy-Efficient Spiking Neural Networks	801
<i>Jia Yu, Tianyang Yu, Bi Wu, Ke Chen, Chenggang Yan, Weiqiang Liu</i>	
A Sub-Sampling Fast Lock Detector for Fractional-N PLL	806
<i>Fanxun Cai, Ziyang Li, Zijie Wang, Yunqi Yang, Pengcheng Wang, Yilin Xu, Lianbo Wu, Hui Zhang</i>	
A Ka-band Low-Noise Amplifier with Co-optimized Magnetic-Coupled Gm-Boosting and Parallel Inductor for 5G FR2 and 6G LEO SATCOM	811
<i>Kyoungwoo Kim, Jungro Lee, Jinseok Park, Seungchan Lee</i>	
Hybrid LDO Having Small-Output Ripple and Fast-Settling at 0.5V Supply Using Dynamic Gate-Voltage Generation and Fast-PD Decision	816
<i>Seungwan Kim, Younghyun Lim</i>	
Implementation and Analysis of Mandarin Lipreading on Edge Devices	820
<i>Yu-Hsuan Tseng, Che-Min Tsai, Chong-Hao Xu, Shang-Jang Ruan</i>	

Accuracy-Enhanced Block Spiking Neural Networks with Convolutional Localized Inhibition	825
<i>Chia-Hsuan Mi, Tsu-Ping Lin, Tsu-Chiao Chen, Kun-Chih Jimmy Chen</i>	
Codeword-Aware Data Mapping for Efficient JPEG Decoding on Skyrmion Racetrack Memory	830
<i>Wan-Siang Wu, Yu-Ting Huang, Yu-Rou Shen, Yu-Pei Liang</i>	
Design Navigation and Exploration of Complementary Ferroelectric FET (CFeFET) for Next-Generation CFET-based Nonvolatile SRAM and Logic-in-Memory Applications	835
<i>Yung-Hsuan Huang, Chu-Hsiu Hsu, Yuan-Yu Huang, Pin Su, Po-Tsang Huang</i>	
A Perspective on Self-Capacitive Readout Architectures for In-Cell Touch Panels	840
<i>Jun Seong Kim, Dabin Yun, Sang Weun Kim, Wooseok Jang, Hamin Lee, Seunghoon Ko</i>	
FaceLiVT: Energy Efficient Face Recognition with Linear Vision Transformer for Limited Resource Device	842
<i>Novendra Setyawan, Jun-Xian Gu, Chi-Chia Sun, Mao-Hsiu Hsu, Wen-Kai Kuo, Chung-An Shen Jun-Wei Hsieh</i>	
Design of Dual-Frequency Load-Independent Class-E Inverter	847
<i>Yinchen Xie, Wenqi Zhu, Yutaro Komiyama, Ayano Komanaka, Akihiro Konishi, Kien Nguyen, Hiroo Sekiya</i>	
Mask 3D Parameter Prediction in EUV Lithography by Convolutional Neural Network	852
<i>Atsushi Takahashi, Moe Sugiyama, Masayuki Shimoda, Hiroyoshi Tanabe</i>	
Inter-Spike Interval Analysis of a Spiking Neuron Reduced to Piecewise-Constant Dynamics	856
<i>Yuta Morimitsu, Tadashi Tsubone</i>	
Time-Evolving Bifurcation Phenomena in a Chaotic Circuit with a Memristor	860
<i>Taishi Segawa, Yoko Uwate, Yoshifumi Nishio</i>	
An Experiment of Neural Prosthesis Based on an Electronic Circuit Spiking Neuron Model	864
<i>Shogo Shirafuji, Hiroyuki Torikai</i>	
Dual-Channel Potentiostat for Electrochemical Measurements with Approximations	869
<i>Kevin Reagen S., Isa Anshori, Infall Syafalni, Nur Ahmadi, Fakhrol Zaman Rokhani, Tutun Juhana Trio Adiono</i>	
Development of a Knee Rehabilitation Device in Compliance with Medical Device Standard ISO 13485	874
<i>Kiattisak Sengchuai, Watcharin Tayati, Dujdow Buranapanichkit, Apidet Booranwong, Nattha Jindapetch</i>	
IoT-Based Elderly Health Management System	877
<i>Mohd Nazim Mohtar, Siti Anom Ahmad, Fakhrol Zaman Rokhani</i>	
A 1D Squeezenet-Based Edge Computing System for Arrhythmia Classification in the Elderly	880
<i>Feng Jiang, Yang Wei Lim, Siti Anom Ahmad, Faisul Arif Ahmad, Luthffi Idzhar Ismail Ahmed Faeq Hussein, Fakhrol Zaman Rokhani</i>	
Development of Drowsiness Detection in Elderly Drivers Using an AI Chip	885
<i>Asavaron Limsuebchuea, Rakkrit Duangsoithong, Nattha Jindapetch</i>	
A Multichannel Photoplethysmography Pipeline with Signal Quality Assessment for Robust Respiratory Rate Estimation	889
<i>Jeffrey Chow, Nur Ahmadi, Trio Adiono, Fariska Zakhralativa Ruskanda</i>	

Efficient Hardware Architecture for SHA3 Hash Function Implementation in CRYSTALS-Kyber Encryption	894
<i>Tz-Jen Lin, Chang-Jun Lin, Hsiu-Wei Chen, Shih-Hsu Huang, Po-Yuan Chen</i>	
Innovative Strategies for Siamese Network Optimization: Leveraging Multi-Level Mask Guidance in Visual Object Tracking	899
<i>Bo-han Chen, Min-yu Chai, Chai-chi Tsai</i>	
A Visualization-Assisted Insect Classification Human–Machine Interface System Based on Spatial Pyramid Pooling CNN	904
<i>Song-Min Ke, Chang-Yu Wu, Chang-Yi Chu, Hoh-Siang Liao, Ying-Hsiu Hung, Shin-Chi Lai</i>	
A High Energy and Area Efficiency DCIM with 2TC Based Dual-Layer Approximate Compressor	909
<i>Ching-Yu Chen, Wei-Chih Ho, Chia-Wei Su, I-Chyn Wey</i>	
A Simple Control Strategy for Achieving Steady-State Current Balance in a Three-Arm Series Capacitor Step-Down DC-DC Converter	911
<i>Chen-Tung Hsiao, Chung-Yi Li, Chin Hsia, Teo Tee Hui, Chia-Chen Shen</i>	