

2025 IEEE International Test Conference in Asia (ITC-Asia 2025)

**Tokyo, Japan
16-19 December 2025**

IEEE Catalog Number: CFP25UWH-POD
ISBN: 979-8-3315-7194-8



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25UWH-POD
ISBN (Print-On-Demand):	979-8-3315-7194-8
ISBN (Online):	979-8-3315-7193-1
ISSN:	2768-0681

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Descriptive Language For 3D IC Die-to-Die Interconnect Repair For IEEE P3405 Standard	1
<i>Ashish Reddy Bommana, Anshuman Chandra, Moiz Khan</i>	
A High-Precision Pre-Bond TSV Delay-Fault Detection Technique Using Digitally Controlled Delay Lines	7
<i>Zhongyuan Liang, Huaguo Liang, Weikun Chen, Xianrui Dou</i>	
A mm-Wave Frontend Circuit with High Accuracy Power Levels for ATE to Test 76- to 81- GHz Radar IC	13
<i>Norio Kobayashi, Minoru Iida, Masayuki Nakamura, Hideki Shirasu</i>	
A Kelvin Connection-Based Approach Using an Internal DFT Technique To Compensate Resistance Variability In Semiconductor Testing	19
<i>Rinika Paul</i>	
Monitor-Like Efficiency with Detector-Level Accuracy: Frontier-Aligned Timing Monitor for AI Accelerators	25
<i>Wei-Ji Chao, Tsung-Chun Chen, Chu-Cheng Chen, Tong-Yu Hsieh</i>	
A Fast Nonlinear Trimming Method Driven by Performance Deviation	31
<i>Yangxinzi Zhou, Wenfa Zhan, Jiangyun Zheng, Xueyuan Cai, Shiyu Zhao</i>	
Automatic IR-Informed Timing and Timing-Aware IR Optimization	37
<i>Po-Chieh Yen, Wei-Shen Wang, Shao-Yu Wu, Bing-Chen Li, James Chien-Mo Li, Norman Chang Ying-Shiun Li, Lang Lin, Akhilesh Kumar</i>	
FALCO-WAFER: Feature-Aware Lightweight Contextual Detector for Wafer Defect Detection	43
<i>Haotian Zhang, Shurong Cao, Ningmu Zou</i>	
Design for Testability for VLSI Circuits with A Large Number of Unknown Test Response Sources	48
<i>Dong Xiang, Wenfei Wang, Can Xiang</i>	
Fault-Detecting Randomized Benchmarking for Testing Quantum Processors	54
<i>Cynthia Kuan, Cheng-Yun Hsieh, Shan-Chi Shih, James Chien-Mo Li</i>	
Collide & Conquer: Side-channel Attack on Hyper-dimensional Computing (HDC) Accelerators	60
<i>Brojogopal Sapui, Mahboobe Sadeghipourrudsari, Mehdi B. Tahoori</i>	
Improving Effect-Cause Diagnosis Performance with Minimal Memory Overhead on Asymmetric Partition Trees (APT)	66
<i>Wu-Tung Cheng, Szczepan Urban, Manish Sharma, Jakub Janicki</i>	
Exploiting weak detections for optimizing pattern generation in Defect-Oriented Cell-Aware ATPG	72
<i>Alessandro Ciullo, Stephan Eggersglüs, Daniel Tille, Andreas Glowatz, Giusy Iaria, Paolo Bernardi</i>	
Improving ATPG through Abort-Driven Dynamic Learning (ADDLe)	78
<i>Peter Wohl, John A. Waicukauski, Jonathon E. Colburn, Yasunari Kanzawa</i>	
Test Point Insertion for an Approximate Multiplier Using Enhanced Static Segment Method to Reduce Test Patterns and Overdetection	84
<i>Takuya Kishimoto, Hiroyuki Yotsuyanagi</i>	

A Speed Learning Scheme To Mitigate The Silent Data Corruption in a Multi-Core Design	90
<i>Yun-Chieh Wang, Chun-Teng Chao, Shi-Yu Huang, Chi-Kang Chen</i>	
Fault Injection and Tolerance Analysis of Battery Management Systems Using SystemC-AMS	96
<i>Hao-Yang Chi, Chih-Tsun Huang, Jing-Jia Liou, Harry Chen</i>	
Analysis and Improvement of Parallel Implementation of Linear FSMs for High-Speed Stochastic Computing	102
<i>Hideyuki Ichihara, Kota Okahara, Tomoo Inoue</i>	
Adaptive Fault Resilience for Early-Exit DNNs	108
<i>Rama Mounika Kodamanchili, Natalia Cherezova, Mahdi Taheri, Maksim Jenihhin</i>	