

2025 IFIP/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC 2025)

**Puerto Varas, Chile
12-15 October 2025**

IEEE Catalog Number:
ISBN:

CFP25LSI-POD
979-8-3315-9813-6



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25LSI-POD
ISBN (Print-On-Demand):	979-8-3315-9813-6
ISBN (Online):	979-8-3315-9812-9
ISSN:	2324-8432

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Noise and Quantization Parameterization of Photonic Convolution Accelerator	1
<i>Mateus Vidaletti Costa, Mauricio Gomes de Queiroz, Raphael Cardoso, Ian O'Connor, Arnan Mitchell</i>	
Mission Profile-Driven Transistor Aging Modeling and Simulation Flow	6
<i>Firas Ramadan, Maayan Ella, Freddy Gabbay</i>	
Trojan Attacks on Graph Convolution Neural Networks for Circuit Analysis	11
<i>Rupesh Raj Karn, Ozgur Sinanoglu</i>	
Exploring MRAM for On-Chip Texture Storage in Rendering Applications	16
<i>Nicolás Villegas, Stefano Romanini, Moritz Scherer, Warren Hunt, Syed Shakib Sarwar, Barbara De Salvo Chiao Liu, Francesco Conti, Davide Rossi, Luca Benini, Jorge Gómez</i>	
Open-Source 4 K CMOS Calibration: Integrating IceMOS and Sky130 PDK	21
<i>Mauricio Montanares, V.H. Arzate Palma, Kevin G. McCarthy, Gerardo Molina Salgado</i>	
Implementation of a 16:1 Multiplexer and 1:16 Demultiplexer on a Single Chip Using Sky130 PDK and Open-Source EDA Tools for Siliccluster	26
<i>Uriel Jaramillo-Toral, Susana Ortega-Cisneros, Emilio Isaac Baungarten-Leon, Erick Jaramillo-Toral Héctor Emmanuel Muñoz Zapata</i>	
Inter-chip Clock Network Synthesis on Passive Interposer of 2.5D Chiplet Considering Transmission Line Effect	31
<i>Tai Yan, Yiyu Wang, Zhan Li, Ning Xu, Yuanqing Cheng</i>	
Fault Modeling and Testing of Spin-Orbit Torque-Based Multipillar Memory Cell	36
<i>Arshid Nisar, Lorena Anghel, Gregory Di Pendina</i>	
Exploring Enhancements to 1T1C FeMFET Bitcells with a Versatile DTCO Methodology	41
<i>Rosario Pronsat, Antoine Cauquil, Pascal Vivet, Jean Coignus, Damien Deleruyelle, Cédric Marchand Lioua Labrak, Ian O'Connor</i>	
Non-Volatile Ferroelectric-AND (FeAND) Memory Cell Design	46
<i>Basile Darne, Miqueas Filsinger, Alberto Bosio, Damien Deleruyelle, Ian O'Connor, Bertrand Vilquin Cédric Marchand</i>	
On the Possibility of Relying Solely on FeMFET Variability for PUF Implementations	51
<i>Miqueas Filsinger, Antoine Cauquil, Damien Deleruyelle, David Navarro, Ian O'Connor, Cédric Marchand</i>	
TSPC-Based Low-Power High-Resolution CMOS Phase Frequency Detector	56
<i>Dhandeep Challagundla, Venkata Krishna Vamsi Sundarapu, Ignatius Bezzam, Riadul Islam</i>	
EmFIA: A Novel Emulation-based Fault Injection Vulnerability Assessment Framework at RTL Level	61
<i>Tanvir Rahman, Shuvagata Saha, Sujan Kumar Saha, Farimah Farahmandi, Mark Tehranipoor</i>	
Work in Progress: Exploring Ferroelectric Oscillators for Solving NP-Hard Problems Using Mallick's Coupling Mechanism	66
<i>Joaquin Welch, Jorge Gomez, Jaime Cisternas</i>	
Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs	71
<i>Allen Boston, Biruk Seyoum, Luca Carloni, Pierre-Emmanuel Gaillardon</i>	

ML4FPGA: An LLM Framework for Electronic Design Automation and Verification on FPGA	76
<i>Uchechukwu Leo Udeji, Martin Margala</i>	
Scalability analysis of multi-bank near-memory computing in low-power SoCs	81
<i>Luigi Giuffrida, Pasquale Davide Schiavone, Michele Caon, Guido Masera, Maurizio Martina</i> <i>David Atienza</i>	
LiC: Low-Cost Cache Replacement Algorithm for All Cache Levels	85
<i>Varun Venkitaraman, Tejeshwar Thorawade, Mitul Tandon, Keerthisagar Kokkiligadda, Virendra Singh</i> <i>Janak Patel</i>	
Automated Generation of Microfluidic Netlists using Large Language Models	90
<i>Jasper Davidson, Skylar Stockham, Allen Boston, Ashton Snelgrove, Valerio Tenace</i> <i>Pierre-Emmanuel Gaillardon</i>	
PVT-Robust Analog Control Stage for Buck DC-DC Converters in Open-Source SKY130	95
<i>Giordano De Moraes Rossa, Henrique Beque, Iuri Tinti, Jorge Marín, Juan Pablo Martínez Brito</i>	
From Secure Storage to Compute-in-Memory: A Versatile Memory System using 1T-nC FeRAM	100
<i>Rakesh Acharya, Rudra Biswas, Jiahui Duan, Prapti Panigrahi, Kai Ni, Vijaykrishnan Narayanan</i>	
A Low-Power 4-bit Tracking-Type Analog-to-Digital Converter in SKY130 Process	105
<i>Esteban Astudillo, Eduardo Holguin, Esteban Garzón, Luis Miguel Prócel</i>	
Swift Synthesis of Approximate Hardware Accelerators Using Generative Adversarial Networks	109
<i>Muhammad Awais, Hassan Ghasemzadeh Mohammadi, Marco Platzner</i>	
Deus Ex LLMs: AI vs Humans in Post-Quantum Cryptographic Hardware Code Generation	114
<i>Ethan Cornett, Rahul Magesh, Sharath Pendyala, Elif Bilge Kavun, Aydin Aysu</i>	
Open-Source Approach to IC Development: Validation Against Measurements of Selected Devices from the IHP-Open-PDK	119
<i>Krzysztof Herman, Dietmar Warning</i>	
Toward Multi-Person Breath Rate Estimation via mmWave Radar	123
<i>Cristian Turetta, Christian Farina, Chiara Bozzini, Morteza Varasteh, Graziano Pravadelli</i>	
Application and Detection of Hardware Trojans Applied to Valid Data States of NCL Combinational Circuits	128
<i>João Pedro Pereira Magalhães, Tales Cleber Pimenta, Diogo Leonardo Ferreira Silva</i>	
Accelerating Machine Learning using RISC-V Vector Extension in a Manycore Platform	133
<i>Willian Analdo Nunes, Antônio Vinicius Corrêa Dos Santos, César Marcon, Fernando Gehm Moraes</i>	
TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates	138
<i>Abdullah Sahruri, Martin Margala</i>	
Correlation Between Process Variability and Radiation Hardness in Digital Circuits	143
<i>Elias Ramos, Augusto Weber, Wilian Padilha, Renan Carlos Gomes de Farias, João Baptista Martins</i> <i>Ricardo Reis</i>	
CMOS Time Register With High Dynamic Range	148
<i>Johnatan Felipe Silva Garcia, Dalton Martini Colombo, Kamal El-Sankary, Mahsa Zareie</i>	

Energy-Efficient Computation of TensorFloat32 Numbers on an FP32 Multiplier	153
<i>Per Larsson-Edefors</i>	
Delay Mismatch Optimization in Routing Dominated Multi-Path Systems: A Case Study on an IR-UWB Edge-Combiner Transmitter Front End	157
<i>Kyla Marie H. Juruena, Maria Ena R. Rosales, Trisha Renee G. Capulong, Louis P. Alarcón</i>	
Conjunctive Merge Instruction to Accelerate Sparse Matrix - Dense Vector Multiplication	161
<i>Manuel Osterno, César Marcon, Jarbas Silveira, Fernando Moraes, Jardel Silveira</i>	
Marker-Based Recognition for Autonomous Micro-Drone Flight: An FPGA-Optimized Feasibility Study	166
<i>Diego Marcelo Ramirez Jove, Keisuke Sugiura, Yoshiki Yamaguchi</i>	
Cultivating Security: Debug Authentication for Ensuring the Security of SoC's Root of Trust	171
<i>Arash Vafaei, Sujan Kumar Saha, Mark Tehranipoor, Farimah Farahmandi</i>	
Towards Full Integration of a Three-Level Flying Capacitor Converter Control in a Mixed-Signal ASIC	176
<i>Nelson Salvador, Francisca Donoso, Jorge Marín, Victor Grimblatt, Christian A. Rojas</i>	
Design of a 32nm Ultra-Low Power 6T SRAM Cell Analyzing Emerging Technologies such as FinFET, TFET, and CNFET for energy-efficient applications	178
<i>Jesús González Huarancca, Carlos Silva Cárdenas</i>	
A Novel CMOS Time Register	180
<i>Johnatan Felipe Silva Garcia, Dalton Martini Colombo, Kamal El-Sankary, Mahsa Zareie</i>	
Hybrid Lightweight Soft Error Mitigation Techniques for Edge Devices	182
<i>Jonas Gava, Ricardo Reis, Luciano Ost</i>	
Cross-Layer Approximate Hardware Design of Interpolation Filters for Fractional Motion Estimation in Versatile Video Coding	184
<i>Rafael Da Silva, Ricardo Reis, Mateus Grellert</i>	
A Case Study on the Migration of a High-Level PI Controller to ASIC-Compatible HDL Representation	186
<i>Francisca Donoso, Nelson Salvador, Jorge Marín, Christian A. Rojas, Gonzalo Carvajal</i>	
Transistor Placement for Automatic Cell Layout Generation on Advanced Nodes: A Review	188
<i>Vitor H. Fuerstenau, Ricardo Reis</i>	