

2025 IEEE 6th International Women in Technology Conference (WINTECHCON 2025)

**Bengaluru, India
12-13 November 2025**

IEEE Catalog Number:
ISBN:

CFP25CC2-POD
979-8-3315-5294-7



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25CC2-POD
ISBN (Print-On-Demand):	979-8-3315-5294-7
ISBN (Online):	979-8-3315-5293-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Novel high frequency Flip-Flops in Standard Cell IPs	1
<i>Snehanjali Majumder, Mallika Singhal, Somya Agarwal, Mitesh Goyal, Abhishek Ghosh</i>	
Transforming Instrument Health Monitoring with AI and Natural Language Interpretation	7
<i>Dibyajyoti Sahoo, M. Aswathi Mohan, Deepak Kumar</i>	
Novel Circuit Techniques for High Speed Robust Two-Port SRAM	13
<i>Poornima Venkatasubramanian, Lava Kumar Pulluru, Gogineni Gopi Sunanth Kumar, Puneet Suri</i> <i>Karthikeyan Somashekara, Subodh Prakash Taigor</i>	
Efficient Last Level Cache Management Technique To Reduce Memory Overhead	17
<i>Rajini Kumari Bevara, Vimal Singh, Siva Nageswara Rao Bandreddy, Anil Kumar L, Sumakanth Reddy</i>	
MIRAI: Multimodal Intelligence via Reflective agentic AI for enterprise knowledge assistants	23
<i>Priyadarshini Panemangalore Pai, Subrata Sarkar, Vemuri Krishna Sumanth, Vijaya Kirti Gupta</i> <i>Garima Srivastava, Venkata Subba Rao Manne</i>	
Deep Learning-Based Optimal Beam Selection for UE Handover in mmWave Systems	28
<i>Sushmita Shree, Sridhar Kondabathini, Lalit Pathak, Jayaram Shanbhag, Akhil Panchabhai</i>	
A Ripple-Based Adaptive On-Time Control Buck Converter with Pseudo Switch Node Ripple Injection	34
<i>Bhavitha Chitimireddy Jaganmohan Reddy, Av Hareesh, Pradipta Patra</i>	
Data-driven Approach in Automotive Specification Validation	38
<i>Mounita Saha, Sourasis Das</i>	
The Sub Band-based Randomizer (SBR): A Novel Approach to Balanced Randomization for Vast Configuration Spaces	43
<i>Mansi Agarwal, Pramod Kumar, Swadesh Verma</i>	
Space Optimization in Thin Devices: Virtual Materials and Laser Direct Structuring (LDS) for Enhanced Antenna-Audio Integration and Radio Frequency Interference (RFI) Mitigation	48
<i>Tejasweeni D Lingayat, Jay Vishnu Gupta, Shruthi Sudhakar, Bala P Subramanya, Jayaprakash Thakur</i> <i>Prasanna O Pitchumani, Sumod Cherukkate</i>	
Solenoidal and Planar Coil Design Strategies for Eddy Current Displacement Sensors	52
<i>G Pooja, G Shruthi</i>	
Noise-Resilient Quantum Aggregation on NISQ for Federated ADAS Learning	58
<i>K Chethana, T S B Sudarshan</i>	
Dictionary Learning-Based Methods for Semiconductor Wafer History Data Synthesis	62
<i>V. Kavya, Kumar Balakrishna, Sameera Bharadwaja Hayavadana, Akash Gaurav, Ankit Gupta</i> <i>Siddhrath Jandial</i>	
MRDIMM: The Next Generation Memory Interface for AI and Datacenter Workloads	68
<i>Koley Saheli, Boddula Srinu, J Shah Pinkesh</i>	
AI Agent Debug: Transforming Silicon Hardware debug with Machine Learning and GenAI	74
<i>Trupti Joshi, Nakul Choudhari, Ashwani Kumar, Vishal B Bhogade</i>	

Address Hashing Verification for High Bandwidth Memory stacks: A Mixed-Methodology Approach	80
<i>D Savitha Manojna, Aditi Abhay Lotlikar, Kanika Juneja</i>	
AI-Agent Driven Automated Firmware Code Generation in Embedded Systems	86
<i>Sowmya Aralguppe, P. Usha, V Bharathi, Sanju Jose Thottan, Vk Appukuttan, Cliff Huang</i>	
Real-Number Modeling for Voltage-Aware SoC Verification using UPF IEEE 1801	90
<i>Isha Sharma, Amit Singh</i>	
Modelling Cycle-Dependent uncertainty in multicycle latch paths	96
<i>Shweta Panwalkar, Pratik Suthar, Hemal Kansara, Ulhas Kotha</i>	
Storage I/O Profiling of AI Workloads	100
<i>Ritisha Gupta, Abhishek Narvaria, Krishna Kanth Reddy, Devasena Inupakutika, Charles Lofton</i>	
Optimized and precise chip 3D surface generation to aid semiconductor fabrication simulations	106
<i>Sakshi Virmani, Gaurav Kumar, Sameer Sharma, Siddharth Jandial, Shashank Shrikant Agashe Ayush Ranjan Sharma, Nimbagallu Prasanna Kumar, Harish Rajanna</i>	
Low Power 2nm Ultra-Low Voltage SRAM Operating at 0.35V with Enhanced Read/Write Circuitry	112
<i>K M Aishwarya, Sanatkumar Upadhye, Manish Trivedi, Jaswinder Sidhu, Ramesh Halli</i>	
Method to effectively manage Read Disturbed blocks in Flash Storage	116
<i>Kiranmayi Kamalay, Praveen C Bademi, Nishchay Malakar, Anantha Sharma, Saurabh Dongre</i>	
Virtualized GPIO framework for Multi VM Automotive Platforms	120
<i>K Roshini Munawwara, Ayush Aman, Tailor Devang Dharmendra</i>	
AAV-IRS-Based NOMA Wireless Communication System: Modeling and Performance Analysis	124
<i>Neha Choudhary, Sandeep Joshi, V. K. Chaubey</i>	
REMEDI8: A Declarative, Autonomous Remediation Engine for High-Performance AI Infrastructure Resilience	128
<i>Annu Jolly, Rashmi Motwani, Giorgio Di Guardia, Devendra Ayalasomayajula</i>	
The Hidden Flaws: A Debug Tale of Silicon Bugs Masked Across Generations & Lessons Learnt	134
<i>Ayushi Bapna, Pervez Garg, Satyam Pawar, Arif Mohammed, Sarang Menon, Mohit Rikhari</i>	
FailSense: LLM-Augmented Semantic Framework for Automated Root Cause Analysis in SSD Firmware Validation	140
<i>Aditi Kumari, S R Pradeep, Adnan Asad Vohra</i>	
Opportunistic Communication using Intelligent Reflecting Surface for 6G Systems	146
<i>Kanchan Verma, Ankit Dhabriya, K S Arjun, K Vamshidhar, A G Sarvesha</i>	
Deep Learning for accelerated debugging in Design Verification and Post Silicon Validation of Scandump design	152
<i>Shreya Jayateerth Joshi, Poonam M Shettar, Sanjoy Saha, Shrinidhi S. Rao, Alok Kumar Garima Srivastava</i>	
PSRR-Aware (gm/Id)-Based LDO Design with Load-Capacitance and Quiescent-Current Optimization	158
<i>Sakshi Arora, R.R. Manikandan</i>	

Accelerating DFT Scan Chain Tracing in Complex DFT Architectures by leveraging STA tools: A Time-Efficient STA Methodology	164
<i>Swetha Nandyala, Siva Komalesh Nallapati, Venkata Subbaiah Nandarapu</i>	
CTPGenius: Category Theoretic Prompt Graphs for Modular RTL Generation with Large Language Models	169
<i>Anmol Bhasin</i>	
A Unified Software Repair Solution for Embedded SRAMs with Future Scope for AI and ML Integration	175
<i>Aparajita Sao, Shubhashri Rane, Prajakta Bidakar, Austen Hall, Jose Martinez, John Sargis</i>	
Optimizing Data Mismatch Debugging in Emulation-Based Subsystem Verification Using Offline FSDB based Checkers	180
<i>Alvin Alphonse Lead, Shubham Sharma Engineer, K. Priyanka Immidisetti, R K Aravind</i>	
Design of Capacitive based MEMS Displacement Sensor using COMSOL	184
<i>N Kusuma, K P Chinmayi, G Yashwanth</i>	
A Performance-Aware Framework For LDPC Code Enhancement Using Shortening Techniques	188
<i>Bhawna Kamra, Ankit Srivastav, Vamshidhar Kamuganti, Sarvesha Aneundi Ganapathi</i>	
Memory-Efficient GenAI Inference on Edge Devices Using Structured Weight sharing	192
<i>Madhavi Pokuri, Harsha Prabhakar</i>	
Enabling Multi-fabric Net Tracing: A Step Towards Holistic EDA System Integration	196
<i>Shweta Kumari, Rohit Kumar, Vidhi Bansal, Tapan Kumar Singh, Amit Kumar, Rudy Couget</i>	
Priority-based Dynamic Power Allocation in Wi-Fi Concurrency Scenarios	202
<i>K Pavithra, Sonu Akhand, Satyabrata Sahu, Sivagurunathan Senthil Kumar</i>	
Complex GPU Verification and Performance Optimization with Structured Methodology	208
<i>Amita Trisal, Pushpita Biswas, Shailly Shah, Samiksha Shrivastava, Pooja Kankani</i>	
Matched Placement and Routing using Synchronized Unit Cell Array	214
<i>Akshita Bansal, Priyanka Madaan, Ashwani Kumar Sanwal</i>	
Handover Failure Prediction in 5G and Beyond UEs using Deep Learning	219
<i>Nishtha Bansal, Yogesh Kumar Mishra, Rohit Polaswamy, Sathia Chandrane Sundararaju Shrinath Ramamoorthy Madhurantakam</i>	
Open-Source Emulation-based AI Framework for Performance Verification in RISC-V SoCs	223
<i>Gorle Pooja, Gummadi Kumar Raju, Kandyana Dharani, M Chinnadurai</i>	
Low Power Design Challenges and Trade-Offs in CMOS Image Sensors	227
<i>Chandani Anand, Sameer Singh, Prashant Govindlal Rupapara, Madhusudan Govindrajan, Manish Goel</i>	
Building an AI-optimized, cloud-native supercomputer	233
<i>Rossella De Gaetano</i>	
Financial Info AI Agent: Building a High-Accuracy Agentic Workflow for Investor Relations Analytics	239
<i>Manasa N Murthy, Tan Yu, Alia Eccles, Vivek S, Meenakshi Madugula, Rama Akkiraju, Ioana Boier</i>	
Advancing SoC Reliability: A Comprehensive Tool for Error Injection and Crash Log Analysis	245
<i>Samika Datta, Krishanu Dev Sarma, Shuvadeep Sarkar, Santosh Madhura Shankar</i>	

Effective In-field Test with Autonomous In-System Test Controller for Safety Critical Applications	250
<i>Ramalingam Kolisetti, Kranthi Kandula, Shamitha Rao, Harsha Balan, Jay Agrawal</i>	
Accelerate Verification, Streamline Challenges: A Comprehensive High Bandwidth Memory (HBM) Solution	256
<i>Dharini SubashChandran, Ritesh Desai, Ujash Poshiya, Vatsal Patel</i>	
Enhancing debugging efficiency in bug resolution -The role of AI based Triage Accelerator	260
<i>G Rashmi, Ritu Garg, Aniket Kashyap, H K Meghana, Nishant Kumar, Shivam</i>	