

2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID 2026)

**Pune, India
3-7 January 2026**



**IEEE Catalog Number: CFP26041-POD
ISBN: 979-8-3315-9041-3**

**Copyright © 2026 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP26041-POD
ISBN (Print-On-Demand):	979-8-3315-9041-3
ISBN (Online):	979-8-3315-9040-6
ISSN:	1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID) **VLSID 2026**

Table of Contents

Message from the Prime Minister	xvi
Message from the Steering Committee	xvii
Message from the General Chair	xviii
Message from the Organizing Chair	xix
Message from the TPC Chairs	xx
Organizing Committee	xxi
Technical Program Committee	xxiv
Tutorials	xxvi
Reviewers	xxix
Sponsors	xxxvi
PhD and Student Research Forum	xlvi
Startup Forum	xlvii
Conference Keynotes	xlvi
Industry Forum	1
Best Paper Awards	li
Thank You Note	liv

VLSID 2026

A 98.5-TOPS/W and 0.73-TOPS/mm ² Digital Compute-In-Memory Macro with a Novel 6T+MUX Bitcell For Sparsity-Aware MAC Operations	1
<i>Priyanshu Tyagi (IIT Roorkee), Aayush Gautam (UIET, Panjab University), and Sparsh Mittal (IIT Roorkee)</i>	
An FPGA-Based Secure and Privacy-Aware RISC-V SoC with a CNN Accelerator for Edge AI	7
<i>Priyanshu Tyagi (IIT Roorkee), Rhythm Patel (SVNIT Surat), Sparsh Mittal (IIT Roorkee), and Rekha Singhal (TCS Research)</i>	
Bipolar Silicon Synapse for Bidirectional Spiking Neural Networks	13
<i>Tamal Chowdhury (IIT Kharagpur, India) and Pradip Mandal (IIT Kharagpur, India)</i>	
Design and FPGA Implementation of Power and Area Efficient Multi-Stage Accelerator for Depthwise Separable Convolutions	19
<i>Srishti Misra (Indian Institute of Technology Mandi) and Rahul Shrestha (Indian Institute of Technology Mandi)</i>	

PolyEMAC: Polynomial Error Metrics Analysis in Approximate Computing	25
<i>Mohamed Nadeem (University of Bremen, Germany), Chandan Kumar Jha (University of Bremen, Germany), and Rolf Drechsler (University of Bremen, Germany; DFKI GmbH, Germany)</i>	
A Novel VLSI Architecture and FPGA Implementation of Hardware-Efficient MFOCUSS-Based Wideband Spectrum Sensor for Dynamic Spectrum Access	31
<i>Aayush Shrivastava (Indian Institute of Technology Mandi) and Rahul Shrestha (Indian Institute of Technology Mandi)</i>	
XR-NPE: High-Throughput Mixed-Precision SIMD Neural Processing Engine for Extended Reality Perception Workloads	37
<i>Tejas Chaudhari (Indian Institute of Technology Indore, India), J. Akarsh (Indian Institute of Technology Indore, India), Tanushree Dewangan (Indian Institute of Technology Indore, India), Mukul Lokhande (Indian Institute of Technology Indore, India), and Santosh Kumar Vishvakarma (Indian Institute of Technology Indore, India)</i>	
RAMAN: Resource-Efficient Approximate Posit Processing for Algorithm-Hardware Co-design ...	43
<i>Mohd Faisal Khan (Indian Institute of Technology Indore, India), Mukul Lokhande (Indian Institute of Technology Indore, India), and Santosh Kumar Vishvakarma (Indian Institute of Technology Indore, India)</i>	
A Transistor-Level Implementation of Radix-2 and Radix-4 FFT Using Logical Effort	49
<i>Harsh Raj Thakur (Indian Institute of Technology Roorkee, India) and Sparsh Mittal (Indian Institute of Technology Roorkee, India)</i>	
Thermal Runaway Analysis of Analog PIM Accelerators	55
<i>Huatao Wu (University of Massachusetts, USA) and Sandip Kundu (University of Massachusetts, USA)</i>	
An Energy Efficient Pulse Accumulator Circuit (PAC) Based Multi-Bit Time Domain Compute In-Memory Architecture	61
<i>Subhradip Chakraborty (University of Wisconsin-Madison) and Dinesh Kushwaha (Indian Institute of Technology Roorkee)</i>	
A Forward-Backward Search Strategy for Falsification in Spiking Neural Networks	67
<i>Sruti Goswami (Indian Statistical Institute, India), Ansuman Banerjee (Indian Statistical Institute, India), and Swarup Kumar Mohalik (Ericsson India Pvt. Ltd., India)</i>	
ASIC Design for a Hybrid Approximate Floating-Point Adder with Enhanced Carry Prediction Logic	73
<i>C Sridhar (National Institute of Technology Puducherry, India) and Aniruddha Kanhe (National Institute of Technology Puducherry, India)</i>	
PIDArc: Physics-Informed Deaggregated Architecture for Enhanced Aging-Aware Leakage Power Estimation for FinFET Logic Cells	79
<i>Mohammad Rehan Akhtar (International Institute of Information Technology, India) and Zia Abbas (International Institute of Information Technology, India)</i>	
PRISM: Photonic Reconfigurable In-Situ Memory for Next-Gen AI Workloads	85
<i>Pratham Sharma (Indian Institute of Technology Indore, India) and Santosh Kumar Vishvakarma (Indian Institute of Technology Indore, India)</i>	

Design and FPGA Implementation of a Wide-Range and Area-Efficient Programmable Frequency Divider	91
<i>Shriniket Hemant Tare (Indian Institute of Technology Jammu, India), Rohit Chaurasiya (Indian Institute of Technology Jammu, India), Dron Sankhala (Indian Institute of Technology Jammu, India), and Chandan Yadav (Indian Institute of Technology Jammu, India)</i>	
DIVIAC: Library of Input Data Aware Approximate Dividers with Partial Exact Minimization	97
<i>Chandan Kumar Jha (University of Bremen, Germany), Sallar Ahmadi-Pour (University of Bremen, Germany), Sajjad Parvin (University of Bremen, Germany), and Rolf Drechsler (University of Bremen, Germany; DFKI GmbH, Germany)</i>	
Attack on a PUF-Based Secure Binary Neural Network	103
<i>Bijeet Basak (International Institute of Information Technology, India), Nupur Patil (International Institute of Information Technology, India), Kurian Polachan (International Institute of Information Technology, India), and Srinivas Vivek (International Institute of Information Technology, India)</i>	
BHARAT-TPM: Micro-Architecture Design of Scalable Hardware Random Number Generator for a RISC-V Trusted Platform Module	109
<i>Soumya G Hosmani (Centre for Development of Advanced Computing (C-DAC), India), k Raja Sekar (Centre for Development of Advanced Computing (C-DAC), India), Aneesh Raveendran (Centre for Development of Advanced Computing (C-DAC), India), Vivian Desalphine (Centre for Development of Advanced Computing (C-DAC), India), P Hari Babu (Centre for Development of Advanced Computing (C-DAC), India), and S D Sudarsan (Centre for Development of Advanced Computing (C-DAC), India)</i>	
DP-VSA: DSP Packing-Based Vector Systolic Accelerator With Dual Precision Support on FPGAs..	115
<i>Aashish Kumar Tiwary (International Institute of Information Technology Bangalore), Yathin Kumar Attuluri (International Institute of Information Technology Bangalore), and Nanditha Rao (International Institute of Information Technology Bangalore)</i>	
A 2.95 pJ/b 42Gb/s PAM-8 Clock and Data Recovery	121
<i>Saurabh Saxena (Indian Institute of Technology Madras, India), Neel Hingrajiya (Indian Institute of Technology Madras, India), Suryadipto Mukherjee (Indian Institute of Technology Madras, India), and Vivek Pala (Indian Institute of Technology Madras, India)</i>	
A Fully Reconfigurable and Adaptable Current-Source based Sense Amplifier for Energy Efficient In-Memory Computing	125
<i>Parminder Kaur (Indian Institute of Technology Jodhpur, India), Charagundla Sai Laxman (National Institute of Technology Meghalaya, India), and Amandeep Kaur (Indian Institute of Technology Jodhpur, India)</i>	
All-Digital Ring Oscillator with Feature of Auto Frequency Tuning Using Serial Data	131
<i>Himanshu N. Patel (Indian Institute of Technology, Gandhinagar), Chiragkumar Patel (Space Applications Centre), Joyce Mekie (Indian Institute of Technology, Gandhinagar), Hari Shankar Gupta (Space Applications Centre), and B Saravana Kumar (Space Applications Centre)</i>	

A 8-16 Gb/s/pin Full-Duplex Voltage-Mode Transmitter with Pulse Width Modulation Based Equalization and Analog Echo Cancellation	137
<i>Saurabh Saxena (Indian Institute of Technology Madras, India), Vinod Ganesan (Indian Institute of Technology Madras, India), and Shubham Choudhary (Indian Institute of Technology Madras, India)</i>	
LInC-BMC: A Lookahead Informed Clause Deletion Mechanism for Bounded Model Checking	143
<i>Satyam Shubham (Indian Statistical Institute, India), Sutirtha Bhattacharyya (Indian Statistical Institute, India), Ansuman Banerjee (Indian Statistical Institute, India), and Raj Kumar Gajavelly (IBM Systems, India)</i>	
MaSVeT: A Flexible Framework for Statistical Modelling and Synthesis of Macroscopic Vehicular Trajectory Datasets	149
<i>Dipankar Mandal (IIT Kharagpur, India), Arnab Sarkar (IIT Kharagpur, India), and Arijit Mondal (IIT Patna, India)</i>	
Balanced Cascade: Free-Flowing Microfluidic Lab-on-Chip for Generating Serial Dilutions	155
<i>Tapalina Banerjee (St. Thomas' College of Engg. and Tech., India), Sudip Poddar (Johannes Kepler University Linz, Austria), and Bhargab B. Bhattacharya (Ashoka University, India)</i>	
LeakAnalyser: Uncertainty-Aware Analysis of Leakage Power in Digital Circuits Under PVT Variations	161
<i>Sarang Kudtarkar (International Institute of Information Technology (IIIT-H), India) and Zia Abbas (International Institute of Information Technology (IIIT-H), India)</i>	
HazeClear: A Hardware-Accelerated ASIC for Real-Time Video Dehazing	167
<i>Avra Ghosh (Jadavpur University, India), Simontini Roy (Jadavpur University, India), Sayan Chattarjee (Jadavpur University, India), and Sheli Sinha Chaudhuri (Jadavpur University, India)</i>	
AAMLA: An Autonomous Agentic Framework for Memory-Aware LLM-Aided Hardware Generation	173
<i>Rajat Bhattacharjya (University of California, USA), Juhee Sung (Kookmin University, Korea), Hangyeol Jung (Kookmin University, Korea), Hyunwoo Oh (University of California, USA), Arnab Sarkar (Indian Institute of Technology, India), Mohsen Imani (University of California, USA), and Nikil Dutt (University of California, USA)</i>	
MPBMC: Multi-Property Bounded Model Checking with GNN-Guided Clustering	179
<i>Soumik Guha Roy (Indian Statistical Institute, India), Sumana Ghosh (Indian Statistical Institute, India), Ansuman Banerjee (Indian Statistical Institute, India), Raj Kumar Gajavelly (IBM Systems, India), and Sudhakar Surendran (Texas Instruments, India)</i>	
Low-Power UART Architecture with Integrated SECEDED for Reliable Asynchronous Communication.	185
<i>Vatsal Rathod (PDEU Gandhinagar), Jay Patel (PDEU Gandhinagar), Gunjan Thakur (PDEU Gandhinagar), and Abhishek Ray (PDEU Gandhinagar)</i>	
A Two-Bit Error Correction Protocol for Low-Power Serial Communication in IoT Systems	191
<i>Om Maheshwari (Indian Institute of Technology Mandi, India) and Bikram Paul (Indian Institute of Technology Mandi, India)</i>	

FPGA-Based 2-Phase Asynchronous Circuit Design for High Performance Computing	197
<i>Suman Kalyan Porel (National Institute of Technology, India), Subhadeep Nag (National Institute of Technology, India), Hemanta Kumar Mondal (National Institute of Technology, India), and Aniruddha Chandra (National Institute of Technology, India)</i>	
Modeling Supercapacitors for Longer Battery Life of Cardiac Pacemakers	203
<i>SUMANTA PYNE (National Institute of Technology, India)</i>	
CAD-Enabled pH Control Optimization for Digital Microfluidic Lab-on-Chips	209
<i>SUMANTA PYNE (National Institute of Technology, India) and Bhargab B. Bhattacharya (Ashoka University, India)</i>	
FPGA Optimized Pipelined Modulo Computation Architecture Leveraging Primitive Instantiation and Placement Constraints for Efficient Logic Packing	215
<i>Suprabhat Bhattacharjee (Indian Institute of Technology Bhubaneswar, India) and Ayan Palchaudhuri (Indian Institute of Technology Bhubaneswar, India)</i>	
Temporal Data Encoding and On-Chip Training of an SNN for ECG Classification	221
<i>Saras Mani Mishra (Indian Institute of Technology Guwahati, India), Hanumant Singh Shekhawat (Indian Institute of Technology Guwahati, India), and Gaurav Trivedi (Indian Institute of Technology Guwahati, India)</i>	
A 3nm Silicon Proven Mechanism to Eliminate Ground Bounce Impact for High-Precision Analog HVM Trim in Digital Processors	227
<i>Anup J Deka (Intel Corp, India), Balabrahmachari Matcha (Intel Corp, India), Sanjay Singh (Intel Corp, India), and Subbu Manam (Intel India, India)</i>	
A Fast-Transient, Low Quiescent Controller on a 16nm Integrated Voltage Regulator	233
<i>Anup Deka (Intel Corp., India), Biswarup Rana (Intel Corp., India), Shivansh Pandey (Intel Corp., India), and Shobhit Tyagi (Intel Corp., India)</i>	
Mitigating Scan-Induced Vmin Failures through Intelligent Test Optimization and Physical Design Improvements	239
<i>Ratnadeep Dutta (Samsung Semiconductor India Research) and Manish Pundir (Samsung Semiconductor India Research)</i>	
MIRAGE: Micro-Ring-Assisted General Engine with Phase-Error Compensation for Scalable Full-Range Matrix-Vector Multiplication	245
<i>Priyabrata Dash (The University of Texas at San Antonio, USA) and Dharanidhar Dang (The University of Texas at San Antonio, USA)</i>	
A Novel Temperature and Aging Invariant Voltage Droop Monitor Architecture with 96.94% Accuracy	251
<i>Anup Deka (Intel Corp., India), Shobhit Tyagi (Intel Corp., India), and D Manoj (Intel Corp, india)</i>	
A Polynomial Time Routing Algorithm for MEDA Biochips Based on Dijkstra's Algorithm	257
<i>Issei Nakamura (Ritsumeikan University), Shigeru Shigeru Yamashita (Ritsumeikan University), Hiroyuki Tomiyama (Ritsumeikan University), and Ankur Gupta (Netaji Subhas University of Technology)</i>	
A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions ...	263
<i>K M Amogh (PES University) and M S Sunita (PES University)</i>	

Leveraging XAI for Semiconductor Electrical – Parameter Characterization using Machine Learning	269
<i>Siddhi Srivastava (University of Delhi, India), Debojyoti Roy (University of Delhi, India), Hriddhi Srivastava (University of Delhi, India), Khushwant Sehra (University of Delhi, India), and Manoj Saxena (University of Delhi, India)</i>	
A Low Noise CMOS Image Sensor With Column-Parallel Readout	275
<i>Amandeep Kaur (Indian Institute of Technology Jodhpur, India) and Mukul Sarkar (Indian Institute of Technology Delhi, India)</i>	
A 146 GOPS and 7.2 TOPS/W 6T SRAM-Based Analog CIM Macro using Bit-Splitting for 8-Bit MAC Operations	281
<i>Cheena Singhal (Indian Institute of Technology Roorkee, India), Abhishek Goel (Indian Institute of Technology Roorkee, India), Sparsh Mittal (Indian Institute of Technology Roorkee, India), and Sudeb Dasgupta (Indian Institute of Technology Roorkee, India)</i>	
Design of a Glitch-Free PLL with Asynchronous Feedback Divider Supporting Multiple Reference Clock Switching	287
<i>Manish Rathi (NXP Semiconductors Pvt. Ltd., India), Anand Kumar Sinha (NXP Semiconductors Pvt. Ltd., India), and Ateet Omer (NXP Semiconductors Pvt. Ltd., India)</i>	
Security-Aware Performance-Optimized Computation Offloading Under Near Memory Processing	293
<i>Simran Preet Kaur (Indian Institute of Information Technology Guwahati, India), Asutosh Kumar Sarma (Indian Institute of Information Technology Guwahati, India), Satanu Maity (Indian Institute of Information Technology Guwahati, India), and Manojit Ghose (Indian Institute of Information Technology Guwahati, India)</i>	
Adaptive t-Design Dummy-Gate Obfuscation for Cryogenic-Scale Enforcement	299
<i>Samuel Thomas Punch (University College Cork, Ireland) and Krishnendu Guha (University College Cork, Ireland)</i>	
RAMFORM: A Ramanujan Wavelet Transform-Based Accelerator for Energy-Efficient Signal Processing	305
<i>Arya Pandit (Jadavpur University, India), Soham Das (Jadavpur University, India), Arghadip Das (Purdue University, USA), Debaprasad De (Techno Main Salt Lake, India), Arnab Raha (Intel Corporation, USA), and Mrinal Kanti Naskar (Jadavpur University, India)</i>	
A Current Injection Based Constant-gm Rail to Rail OTA Achieving Uniform Small And Large Signal Behaviour	311
<i>Mohammed Hammad Khan (International Institute of Information Technology Hyderabad, India), Saurabh Zope (International Institute of Information Technology Hyderabad, India), Ishan Acharyya (International Institute of Information Technology Hyderabad, India), and Abhishek Srivastava (International Institute of Information Technology Hyderabad, India)</i>	
An Ultra-Low-Power IoT Sensor Network for Threshold-Based Environmental Monitoring	317
<i>Saiotrik Ghosh (Jadavpur University, India), Sujatro Sarkar (Jadavpur University, India), Maitree Basu (Jadavpur University, India), and Joydeep Basu (Jadavpur University, India)</i>	

Partial Product Grouping-Based Approximate Multipliers for Deep Learning Inference	323
<i>Boggu Priestly Samarpan (National Institute of Technology Goa), R.K. Siddharth (National Institute of Technology Goa), Geeta Shet (National Institute of Technology Goa), Y.B. Nithin Kumar (National Institute of Technology Goa), and M.H. Vasantha (National Institute of Technology Goa)</i>	
A Robust CMOS Schmitt Trigger Architecture with Improved Noise Immunity and Hysteresis Control	329
<i>R.K. Siddharth (National Institute of Technology Goa, India), Shasidhar Reddy (National Institute of Technology Goa, India), Cheni Deepankar (National Institute of Technology Goa, India), Karteek Dokala (National Institute of Technology Goa, India), M.H. Vasantha (National Institute of Technology Goa, India), and Y.B. Nithin Kumar (National Institute of Technology Goa, India)</i>	
Adaptive Control Strategies in DC-DC Converter for Improved Transient Response and Efficiency for High Load Slew and Fast Switching Loops	335
<i>Bharadwaj Subramaniam (International Institute of Information Technology, India) and Zia Abbas (International Institute of Information Technology, India)</i>	
Self-Heating Aware Performance Investigation of Vertically and Sideway Stacked GAA Nanowire FETs at Sub-5nm Technology Node	341
<i>Guruprasad Reddy (PES University, India), V Jagan (PES University, India), M Shashidhara (PES University, India), Shobhit Srivastava (SV National Institute of Technology Surat, India), and Abhishek Acharya (SV National Institute of Technology Surat, India)</i>	
A Fully Integrated High-PSRR LDO with Cascaded NMOS-PMOS Buffer Architecture in 180 nm CMOS	347
<i>Kaire Anupama (National Institute of technology Warangal, India) and Patri Sreehari Rao (National Institute of technology Warangal, India)</i>	
Energy and Performance Optimized Computation Offloading for Near-Memory Computing	353
<i>Apratim Goswami (Indian Institute of Information Technology Guwahati, India), Satanu Maity (Indian Institute of Information Technology Guwahati, India), and Manojit Ghose (Indian Institute of Information Technology Guwahati, India)</i>	
Scaling Limits and Reliability Challenges of Nanoscale GaN HEMTs: A Path Toward Advanced Node Benchmarking for DC and RF Applications	359
<i>Shivansh Awasthi (Indian Institute of Technology, India), Vikas Kumar (Indian Institute of Technology, India), and Ankur Gupta (Indian Institute of Technology, India)</i>	
IncepLite: An FPGA Based InceptionNet Accelerator for ECG Classification at Edge Devices	365
<i>Anju Yajjala (IIIT Kottayam, India), Muralidhar Pullakandam (NIT Warangal, India), and Gopala Krishna Thota (NIT Warangal, India)</i>	
Exploring Bit-Flip Attacks on DQNs with a Hash-Driven Defense Accelerator	371
<i>Om Chandra Sharma (IIT Jodhpur, India), Anmol Yadav (IIT Jodhpur, India), Vihan Sachin Karnik (IIT Jodhpur, India), and Palash Das (IIT Jodhpur, India)</i>	

Cost and Communication-Aware Fast Placement of Processing Elements in Chiplets for 2.5D Systems	377
<i>Ayman Un Nisa (Indian Institute of Science, India), Ashok Jagannathan (Agrani Labs, India), and Sumit K. Mandal (Indian Institute of Science, India)</i>	
PowerShift: Leveraging Power-Aware Weight Approximations for Neural Network Acceleration .	383
<i>Vishesh Mishra (IIT Kanpur, India), Sparsh Mittal (IIT Roorkee, India), and Urbi Chatterjee (IIT Kanpur, India)</i>	
Machine Learning Power Side-Channel Attack on SNOW-V	389
<i>Deepak Deepak (Indian Institute of Science, India), Rahul Balout (Indian Institute of Science, India), Anupam Golder (Intel Corporation, USA), Suparna Kundu (KU Leuven, Belgium), Angshuman Karmakar (KU Leuven, Belgium; Indian Institute of Technology, India), and Debayan Das (Indian Institute of Science, India)</i>	
An Instruction-Set-Based Processor Design for Scalable Post-Quantum Cryptography: A Case Study with Baby Kyber	395
<i>P Ramyavani (BITS Pilani, India), Radhanath Mishra (BITS Pilani, India), Abhiram Karanam (BITS Pilani, India), Amit Kumar Panda (BITS Pilani, India), G. Geetha Kumari (BITS Pilani, India), Joseph Zambreno (Iowa State University, USA), and Subhendu Kumar Sahoo (BITS Pilani, India)</i>	
NIR-DST: Noise-Immune Radiation Hardened Dual-Modal Domino-Schmitt Architecture	401
<i>Het Patel (BITS Pilani-Pilani Campus, India), Lakshya Singhal (BITS Pilani-Pilani Campus, India), Sai Ankit Sahoo (BITS Pilani-Pilani Campus, India), Anmol Aggarwal (BITS Pilani-Pilani Campus, India), and Govind Prasad (BITS Pilani-Pilani Campus, India)</i>	
Probabilistic Neural Network Models for RTL Designs	407
<i>Hetang Patel (Indian Institute of Technology Guwahati), E Bhawani Eswar Reddy (Indian Institute of Technology Guwahati), Chandan Karfa (Indian Institute of Technology Guwahati), and Samik Das (Siemens EDA)</i>	
Spike-Based Time-Domain ECG Wave Delineation for Low-Power VLSI Implementation	413
<i>K Priya (Indian Institute of Information Technology, India) and Binsu J Kailath (Indian Institute of Information Technology, India)</i>	
A Low-Supply, Sub-mW 1 GHz Ring Oscillator Achieving < 5% Frequency Variation Across PVT for Reliable On-Chip Clocking	419
<i>Vellanki Venkata Sundara Raghava Chetan Krishna (International Institute of Information Technology Hyderabad, India), Busam Karthikeya (International Institute of Information Technology Hyderabad, India), Santosh Yachareni (Advanced Micro Devices (AMD), India), Saraswatula Sree Rama Krishna Chaithnya (Advanced Micro Devices (AMD), India), and Abhishek Srivastava (International Institute of Information Technology Hyderabad, India)</i>	
Design and Analysis of Fused SIM(S)D Functional Units for RISC-V P-and-B Extensions Instructions	425
<i>NANCY GUPTA (Centre for Development of Advanced Computing (C-DAC), India), DAVID Selvakumar (Centre for Development of Advanced Computing (C-DAC), India), GOPAL RAUT (Centre for Development of Advanced Computing (C-DAC), India), and Pranose J EDVAVOOR (Centre for Development of Advanced Computing (C-DAC), India)</i>	

Exploring the Resilience Nature of AlN Cap Layer in AlGaIn/GaN HEMT Under Thermal Conditions	431
<i>Ellapu Bhanu Prakash (National Inst. of Tech. Mizoram, India), Ashok Ray (North Eastern Regional Institute of Science and Technology, India), and Sushanta Bordoloi (National Inst. of Tech. Mizoram, India)</i>	
Post-Quantum HAWK Signature Acceleration with RISC-V-Based Hardware-Software Co-Design	437
<i>Rishabh Shrivastava (Electronic Systems Engineering, Indian Institute of Science, India) and Utsav Banerjee (Electronic Systems Engineering, Indian Institute of Science, India)</i>	
A Novel Latch Reset Technique Enabling Sub-6 μ W Operation in Double-Tail Comparator	443
<i>Aditya Dubey (Indian Institute of Technology Bhubaneswar, India), Sunil Rathore (Manipal Academy of Higher Education (MAHE), India), and Navjeet Bagga (Indian Institute of Technology Bhubaneswar, India)</i>	
A Pipelined Probabilistic Computing Accelerator for Sparse Max-Cut with Parallel Updating p-Bits	449
<i>Kiran Magar (Indian Institute of Science, India) and Utsav Banerjee (Indian Institute of Science, India)</i>	
An Intelligent Digital Microfluidic Biochip System with GUI and Deep Learning-Based Automation	455
<i>Sanju De (IIST, India), Tamal Mandal (Indian Institute of Technology Roorkee, India), and Sudip Roy (Indian Institute of Technology Roorkee, India)</i>	
Low-Power Tunable Band-Pass Filter Using Unipolar Oxide TFT Technology for Wearable Applications	461
<i>Vaishali Choudhary (Indian Institute of Science Education and Research Bhopal, India), Suyash Shrivastava (Indian Institute of Science Education and Research Bhopal, India), and Pydi Ganga Bahubalindrani (Indian Institute of Science Education and Research Bhopal, India)</i>	
Hardware Trojan Detection and Interpretation using Graph Neural Networks	466
<i>Jayanth Thangellamudi (George Mason University, USA), Negar Etemadyrad (George Mason University, USA), Liang Zhao (Emory University, USA), and Sai Manoj Pudukotai Dinakarrao (George Mason University, USA)</i>	
UniGD: A Unified Pipelined FPGA Accelerator for Analytical and Numerical Gradient Descent in Edge AI	472
<i>Prachi Mukherji (Cummins College of Engineering for Women, India), Seema Rajput (Cummins College of Engineering for Women, India), and Nandini R. Kendre (Cummins College of Engineering for Women, India)</i>	
A Unified BIST Framework for High-Coverage Fault Detection with Area and Power Minimization	478
<i>Athira J Shenoy (College of Engineering Trivandrum, India), V R Adersh (College of Engineering Trivandrum, India), and M Nikhil (College of Engineering Trivandrum, India)</i>	
Flash-Based Dynamic Dot Product Acceleration	484
<i>Kyler R. Scott (Texas A&M University, USA) and Sunil P. Khatri (Texas A&M University, USA)</i>	

RTL Information Tracker and its Applications in Quantifying the Security Impact of HLS Optimizations	490
<i>Nilotpola Sarma (Indian Institute of Technology Guwahati), Sunny Priyadarshi (Indian Institute of Technology Guwahati), and Chandan Karfa (Indian Institute of Technology Guwahati)</i>	
A Partially Loop-Unrolled Noise-Shaping SAR ADC Achieving 57dB-SNDR in 40MHz-BW at 320MS/s in 18nm FD-SOI CMOS Technology	496
<i>Anamika Sharma (STMicroelectronics, India; Indian Institute of Technology, India), Luv Pandey (Indian Institute of Technology, India), Paras Garg (STMicroelectronics, India), and Rajesh Zele (Indian Institute of Technology, India)</i>	
A Low Power 8-bit 3GS/s Current Steering DAC at 1.2V Supply Achieving > 49dB SFDR in 65nm CMOS	501
<i>Anamika Sharma (Indian Institute of Technology, India) and Rajesh Zele (Indian Institute of Technology, India)</i>	
CMOSP18 FD-SOI Technology-Based IO-Ring for Testing of High-Speed ADCs	507
<i>Manvi Dhawan (ST Microelectronics), Anurup Mitra (STMicroelectronics), and Sathisha Seth K (BITS Pilani)</i>	
ThermLeT: Transformer-Based Temperature Prediction for 2.5D Chiplet Architecture	512
<i>Varun Darshana Parekh (The Pennsylvania State University), Anusha Devulapally (The Pennsylvania State University), Sivani Devarapalli (The Pennsylvania State University), Cassius Henderson (The Pennsylvania State University), Shimeng Yu (Georgia Institute of Technology), and Vijaykrishnan Narayanan (The Pennsylvania State University)</i>	
Machine Dynamics-Aware CPS Scheduling and Iterative Validation for Industry 4.0	518
<i>Pietro Turco (University of Verona, Italy), Enrico Fraccaroli (University of Verona, Italy; University of North Carolina at Chapel Hill, USA), Samarjit Chakraborty (University of North Carolina at Chapel Hill, USA), and Franco Fummi (University of Verona, Italy)</i>	
Energy Efficient Exact and Approximate Systolic Array Architecture for Matrix Multiplication	524
<i>Pragun Jaswal (Indian Institute of Technology Mandi, India), L. Hemanth Krishna (Indian Institute of Technology Mandi, India), and Srinivasu Bodapati (Indian Institute of Technology Mandi, India)</i>	
Universal Formal Verification Approach for Modular Reduction Circuits	530
<i>Jiteshri Dasari (University of Massachusetts Amherst, USA) and Maciej Ciesielski (University of Massachusetts Amherst, USA)</i>	
Energy Efficient Spiking Neural Networks for Temporal Patterns Using EvoSNN-MO	536
<i>Murali Krishna Yadav (National Institute of Technology Tiruchirappalli, India), B. Naresh Kumar Reddy (National Institute of Technology Tiruchirappalli, India), Y. Charan Krishna (Amrita School of Engineering, India), and Talluri Vineel Jessy (Dr. Mahalingam College of Engineering and Technology, India)</i>	
A Capacitorless On-Chip LDO for Jitter Reduction in 7.2 Gbps HBM3E PHY Clock Network with Aging and Power Delivery Analysis	542
<i>Javed S Gaggatur (Intel, India)</i>	

Accelerated IDP and EnMod-DP Hybrid Models for Robust Evacuation Navigation in Cyber-Physical Human Environments	548
<i>G. Balaji (Shiv Nadar University, India), Sadanand Venkataraman (Shiv Nadar University, India), M Mahendrarvarman (Shiv Nadar University, India), Santhi Natarajan (Shiv Nadar University, India), and G Ravi Prakash Iyer (Krea University, Sri City)</i>	
Author Index	551