

2026 IEEE 38th International Conference on Microelectronic Test Structures (ICMTS 2026)

Matsue, Japan

23-26 March 2026

IEEE Catalog Number:
ISBN:

CFP26MTS-POD
979-8-3195-3013-4



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26MTS-POD
ISBN (Print-On-Demand):	979-8-3195-3013-4
ISBN (Online):	979-8-3195-3012-7
ISSN:	1071-9032

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Ultra-low leakage power switch for RO array characterization in 18nm FD-SOI technology platform validation	1
<i>C. Cagli, H. Degoirat, M. Lamy, F. Pourchon, J. B. Moulard, F. Granoux, M. Dahmani, R. Wilson</i>	
Statistical Capacitance Measurement of Si Trench Capacitors Using 3D Stacked Array Test Circuit	5
<i>Ryoya Nishimaki, Koga Saito, Takezo Mawaki, Rihito Kuroda</i>	
Influence of solder bumps-induced mechanical constraint on the performance of BJT ring oscillators	10
<i>M. Dahmani, S. Gallois-Garreignot, M. Dugor, B. Van-Haaren, L. Broussous, C. Boutonnat, F. Belfils</i> <i>C. Cagli</i>	
Improving Robustness of Leakage-Based MOSFET Reservoir Computing Using Adaptive Pulse-Width Control	14
<i>Ryuto Seki, Masami Utsunomiya, Yu-Guang Chen, Hiromitsu Awano, Takashi Sato</i>	
Machine Learning-Based Failure Mode Detection in 3D-DRAM Gate-All-Around Select Transistors	20
<i>Jerome Mitard, Husnu Murat Kocak, Romain Ritzenthaler, Pierre Eyben, Nouredine Rassoul, Eren Canga</i> <i>Attilio Belmonte</i>	
Speeding Up Capacitance-Voltage Measurements Using Gaussian Processes and Active Learning	24
<i>Husnu Murat Kocak, Hiroaki Arimura, Jerome Mitard, Jesse Davis</i>	
Accelerating Load-Pull Measurements Using Attentive Neural Processes	28
<i>Jui-Yang Hsu, Yu-Ting Chen, Bo-Yuan Chen, Chao-Wen Lin, Chia-Wei Chuang, Chuang-Ju Lin</i> <i>Ming-Hsuan Kao, Lung-Hsing Hsu, Wen-Hsien Huang, Kun-Ming Chen, Guo-Wei Huang</i>	
VQ-VAE-Based Test Structure Selection for Constructing Design-Fabrication Surrogate Models	32
<i>Ryugo Shimamura, Shun Yasunaga, Tomoya Nakamura, Chen Wang, Michael Kraft, Yoshio Mita</i>	
On-Wafer Golden Device and Layout Structures for Long-term Prober Chuck Temperature Verification and Monitoring	37
<i>Wuxia Li, Kejun Xia, Lei Chao, Shimeng Zhang</i>	
Monte Carlo Simulation Method for Distance-Dependent Mismatch and Comparison of Common-Centroid and Dispersion Layouts	42
<i>Kejun Xia</i>	
Optimum Setting of 1/f Noise System towards Ultra-Low Noise Floor and Best Practice in Multi-Finger MOSFET Noise Characterization	48
<i>Lei Chao, Shimeng Zhang, Jeroen Van Beurden, Andries J. Scholten, Wuxia Li</i>	
Evaluation of Dummy Biasing on Leakage and Noise Performance in 4-nm FinFET Process	53
<i>Seunghyun Noh, Jinho Choi, Yoongun Seon, SungJoon Park, Jooyoung Song</i>	
Defect profiling of Al ₂ O ₃ -passivated InGaP layers via planar test structures	57
<i>Paolo La Torraca, Pavel Kirilenko, Rajan Bharti, Muskan Jain, Satish Bonam, Lida Ansari, Farzan Gity</i> <i>Karim Cherkaoui, Alexander Tonkikh, Dmitry Sizov, Paul Gore, Michael Grundmann, Paul K. Hurley</i>	

Extraction of Shockley-Read-Hall lifetime at the InGaP/Al ₂ O ₃ interface using transient capacitance relaxation	62
<i>Pavel Kirilenko, Paolo La Torraca, Rajan Bharti, Muskan Jain, Satish Bonam, Lida Ansari, Farzan Gity Karim Cherkaoui, Emanuele Pelucchi, Gediminas Juska, Alexander Tonkikh, Andreas Arnlin, Dmitry Sizov Paul Gore, Michael Grundmann, Paul K. Hurley</i>	
Accuracy Limits of TLM and CTLM Test Structures for Ultra-Low Contact Resistance Extraction in InGaAs/InP Technologies	66
<i>Anouk Lubben, Yi Wang, Yuqing Jiao, Johan Klotwijk</i>	
A Contact-Closing Test Structure for Electrical In-Chamber Release Endpoint Detection During Vapor HF Etching	71
<i>Akihiko Yoshida, Shun Yasunaga, Ryosho Nakane, Akio Higo, Yoshio Mita</i>	
Comparative Study of Transducer Materials for Sodium-Selective EGISFETs : Stability Improvement and Interference Rejection	75
<i>Kai-Chun Huang, Yan-You Chou, Chih-Ting Lin</i>	
An Ultra-Thin Indium Oxide FET Test Structure for Sweat Ion Sensing	79
<i>Jheng-Ru Wu, Yu-Ta Chen, Chien-Fu Chen</i>	
Read Current in Ferroelectric Tunnel Junctions: Transient versus DC Contributions and Trap Related Effects	83
<i>Francesco Driussi, Mattia Segatto, Marco Massarotto, Luca Carpentieri, Stefan Slesazek, David Esseni</i>	
MRAM Wafer Level Adaptive Edge Testing for Efficient Yield and Reliability Control	89
<i>Maximilian Liehr, Sean Ogden, Mark Raymond, Kyle Funk, Herve Elemva, Kilho Lee, Gen Feng Karsten Beckmann, Antoine Chavent, Tien Dang Ngoc, Daniel Grout, Steven Lequeux, Siamak Salimy</i>	
Comparison of Addressing Methods for Memory Array Characterization	94
<i>Martin Arteaga Castillo, Vincenzo Della Marca, J��r��my Postel-Pellerin, Olivier Paulet, Lo��c Welter Matthias Vidal-Dho, Baptiste Chatelier, Brice Arrazat, Marc Bocquet</i>	
On-Chip Learning with EEPROM Based Synapses: Reliability and Performance Assessment	97
<i>Thibault Bergamaschi, Bastien Imbert, Vincenzo Della Marca, Sebastien Perrin, Arnaud Regnier Madjid Akbal, Christian Rivero, Lo��c Welter, Thibault Kempf, Jorge-Daniel Aguirre-Morales Jean-Michel Portal, Marc Bocquet</i>	
Characterization of Non-Conducting RF Hot-Carrier Stress Effects on Transistor Noise from 10 MHz to 26.5 GHz in 5-nm FinFETs	102
<i>Guofu Niu, Xuwei Ding, Ergen Tao, Huilong Zhang, Weiwei Wang, Kimi Imura</i>	
Impact of Fluorine Incorporation on Boron Diffusion and Reliability in Advanced High Voltage FinFETs	106
<i>Jia-Hong Lin, Po-Hsun Chen, Ling Tang, Meng-Xuan Feng, Ting-Chang Chang</i>	
Parasitic Characterization of Hot-Carrier-Induced Degradation using Experimental S-Parameters for RF-MOSFETs	110
<i>Chika Tanaka, Tatsuya Suzuki, Atsushi Sueoka, Fumie Fujii, Kazuya Matsuzawa</i>	
Reliability Comparison under Drain Bias Stress for N- and P-Type LTPS Thin-Film Transistors	114
<i>Meng-Xuan Feng, Po-Wen Chang, Sheng-Po Chang, Jia-Hong Lin, Tsung-Ming Tsai</i>	

Test Structures to Study Interconnection Metal/Via/Contact Reliability under Transient Pulse Stresses of ESD and Surge Events	119
<i>Pi-Yuan Hsiao, Chia-Tsen Dai, Tung-Yang Chen, Ming-Dou Ker</i>	
The Influence of Skin Effect on Metal Lines in ESD Protection Circuit	123
<i>Cheng-Han Chiang, Chun-Yu Lin</i>	
Investigation on ESD Robustness of SiC Devices by Transmission Line Pulse Measurement for Monolithic Integration Applications	127
<i>Hung-Yu Huang, Ya-Zhi Hu, Ming-Dou Ker</i>	
Evaluation, Operando Analysis, and Thermal Modeling of Nanosheet Gas Sensors	131
<i>Ken Uchida</i>	
Impact of Contacts and Heatsinks on Heat Accumulation in Cryogenic SOI MOSFETs	135
<i>Kosuke Hatta, Takayuki Mori, Shota Kondo, Hiroshi Oka, Takahiro Mori, Jiro Ida</i>	
Maintaining Constant V_{th} from 1.7 K to 390 K Using Adaptive Back-Gate Bias in 22 nm FDX Technology	139
<i>Ergen Tao, Guofu Niu, Anni Zhang, Yili Wang, Yiming Fan, Foster Dai</i>	
Characteristics of P-Type Polysilicon Resistors from Cryogenic to High Temperatures and Modeling	143
<i>Yili Wang, Kejun Xia, Guofu Niu, Jim Xia, Michael Hamilton</i>	
Investigation of Crystal-Face-Resolved Gate Switching Instability in 4H-SiC UMOSFETs Enabled by a Source-Separated Single-Cell Structure	148
<i>Wei-Jhe Liao, Chia-Lung Hong, Yi-Kai Hsiao, Bing-Yue Tsui</i>	
Evaluation of Rise-Time Effects on AC-TDDDB Characteristics in SiC MOSFETs Using an In-Situ Gate Leakage Measurement Technique	153
<i>Shuhei Nakata, Tatsuki Sato</i>	
Application of a Three-Terminal TCAD Model for Designing Shielded Field-Limiting Ring Edge Termination	157
<i>Kiyoshi Takeuchi, Munetoshi Fukui, Takuya Saraya, Kazuo Itou, Toshihiko Takakura, Shinichi Suzuki, Hiroyuki Takase, Toshiro Hiramoto</i>	
Optimizing LDMOS Device Performance and Reliability Through Drift-Region Engineering	162
<i>Po-Wen Chang, Jia-Hong Lin, Meng-Xuan Feng, Sheng-Po Chang, Po-Hsun Chen</i>	