

2026 IEEE Custom Integrated Circuits Conference (CICC 2026)

**Seattle, Washington, USA
19-23 April 2026**

IEEE Catalog Number:
ISBN:

CFP26CIC-POD
979-8-3315-7211-2



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26CIC-POD
ISBN (Print-On-Demand):	979-8-3315-7211-2
ISBN (Online):	979-8-3315-7210-5
ISSN:	0886-5930

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

A Fully Integrated SPAD Sensor with Photoluminescent Encapsulation and Die-Bonded μ LEDs for Implantable Oxygen Monitoring	1
<i>Julian A. Singer, Anton Geläschus, Ute Schmidt, Andreas Bahr, Matthias Kuhl, Qiang Li</i>	
Multi-Spectral Filter-Less Computational Imager in Standard CMOS for Beyond-Visible Ubiquitous Machine Vision and Flexible Adaptation to Application	5
<i>Udara Samurddhi Harshanga Kalingage, Karim Ali, Ruiyuan Yang, Massimo Alioto</i>	
A 400×400 Perovskite Image Sensor with Pixel-Wise Dynamic Self-Adjustment Using Time-Efficient Multiple Sampling and Adaptive Resolution	9
<i>Kyuik Cho, Sergey Tsarev, Quang Lung, Erfu Wu, Sergii Yakunin, Ivan Shorubalko, Maksym Kovalenko Taekwang Jang</i>	
A Reconfigurable Monolithic Microwave Photonic FIR Filter in 45nm CMOS SOI	13
<i>Henry Love, Firooz Aflatouni</i>	
A RF Sub-Sampling ADC with Hierarchical Sharing Interleaver Achieving $>34.5/41$ dB SNDR/SFDR for Up to 40GHz Ka-Band Inputs	17
<i>Zijian Liu, Minglei Zhang, Yannan Zhang, Zehang Wu, Yan Zhu, Rui P. Martins, Chi-Hang Chan</i>	
A 0.0012mm^2 2.4mW 7-bit 3.5GS/s Single-Channel Time-Domain ADC with Folder, Time Amplifier, and Identical Coarse/Fine TDCs in 16nm FinFET	21
<i>Mohammad Mahdi Ghahramani, Srujan Kumar Kaile, Gijin Park, Chiho Song, Yuanming Zhu, Il-Min Yi Sebastian Hoyos, Samuel Palermo</i>	
A Single-Channel 12GS/s 7b Time-Domain ADC Incorporating Self-Adaptive Time Amplifier Achieving >16.1 GHz ERBW in 28nm CMOS	25
<i>Hongzhi Liang, Peihe Liu, Pai Lin, Xuan Liu, Zhe Li, Yue Cao, Yixiao Luo, Li Dang, Haolin Han, Yi Shen Dengquan Li, Shubin Liu, Ruixue Ding, Zhangming Zhu</i>	
A $1.92\mu\text{m}$ Pitch Current-Controlled Oscillator ADC Array Featuring Charge-Injection-Based Two-Stage Conversion for In-Memory Computing	29
<i>David Iselin, Kyeongwon Jeong, Tim Keller, Giorgio Cristiano, Kwantae Kim, Woojun Choi, Oscar Toomey Abhairaj Singh, Athanasios Vasilopoulos, Abu Sebastian, Manuel Le Gallo, Taekwang Jang</i>	
A 10-bit 20-GS/s 4-Channel Time-Interleaved DAC Employing Hybrid-Segmentation in 28-nm CMOS	33
<i>Yunjie Chen, Duran Ckristian, Koji Asami, Sota Kano, Ritaro Takenaka, Zolboo Byambadorj Masahiro Ishida, Akio Higo, Tetsuya Iizuka</i>	
A 7.6-ppm/ $^{\circ}\text{C}$ Frequency Reference From -40°C to 125°C with Series-Parallel Double-Tracking for Second-Order Compensation and Process-Variation Tolerance	37
<i>Wenzhao Lv, Dan Ye, Pengxu Ren, Kai Xu, Mingyang Qin, Zhonghua Wang, Chao Jiang, Zhuojun Chen</i>	
A 12–25GHz Ring-PLL Clock Generator Achieving 98fs Jitter and <-52 dBc Spurs Using a 22fs Quadrupler and Sub-Sampling Error Extraction	41
<i>Mohamed Badr Younis, Mahmoud A. Khalil, Mohamed O. Selim, Mohamed S. Aly, Ruhao Xia Ahmed E. Abdelrahman, Yongxin Li, Ahmed E. Hegazi, Pavan Kumar Hanumolu</i>	
Fractional-N PLL-Based Micro-Oven Control for Ultra-Stable MEMS Frequency References	45
<i>Karim Elmeligy, Rakibul Islam, Jintark Kim, Mohamed Badr Younis, Jie Yan, Jiawei Yang Gabrielle Vukasin, Hyun-Keun Kwon, Thomas W. Kenny, Gaurav Bahl, Pavan Kumar Hanumolu</i>	

A 40MHz Dual BEoL-RC Frequency Reference in 28nm CMOS with +440/-230ppm Inaccuracy from –55°C to 125°C and +940/+50ppm Inaccuracy After Accelerated Aging	49
<i>Yihang Cheng, Haiyu Wang, Ziyi Li, Minge Jiang, Xiaohan Liu, Yihan Zhang, Huaqiang Wu, Sining Pan</i>	
A 230GHz, 128-unit Zero-IF Phased Array RX utilizing 1-D SSPLL and DTC Phase Shifter	53
<i>Xiangao Meng, Yan Li, Jun Yuan, Zhiang Wang, Lihan Wang, Yinian Feng, Zheng Wang, Zhi Chen Bo Zhang, Cheng Wang</i>	
A 256 GHz 8×8 2-D Beamforming Transceiver in 40 nm CMOS	57
<i>S. Tanaka, K. Takano, S. Hara, Y. Miyoshi, L. Xu, K. Mochida, Z. Yan, S. Beppu, H. Yagi, T. Noguchi Y. Sugimoto, K. Sakakibara, T. Hagino, S. Tanoi, M. H. Mubarak, A. Kasamatsu, S. Kubo, T. Yoshida S. Amakawa, M. Fujishima</i>	
An Energy-Efficient 197-to-210GHz 4×4 Beam-Steerable Radiator Array with Integrated Microbump Radiation and 1.35% DC-to-RF Efficiency in 65-nm CMOS	61
<i>Huibo Wu, Xuan Liu, Xingcun Li, Yuqun Liu, Liang Gao, Yue Li, Wenhua Chen</i>	
Automated Design of a 22–41-GHz Phased Array TRX Front-End with Adaptive Analog Temperature Compensation for Multi-Band 5G Communications	65
<i>Ruitao Wang, Zhongxu Tian, Jieying Huang, Hong Zhang, Yan Wang</i>	
First Demonstration of an NVSRAM-Based PUF with Ultra-Low BER through Minimal Redundancy ECC	69
<i>J. Zhang, Y. Liang, M. Zhao, X. Li, K. Liu, Y. Su, N. Li, H. Sun, Y. Zhang, X. Ma, K. Wang, S. Ding, P. Yao S. Pan, J. Tang, B. Gao, D. Wu, Z. Zhang, L. Chen, H. Qian, L. Pan, H. Wu</i>	
An 83-F2 2T PUF Featuring Isolated Hot-Carrier Injection and Lightweight Majority-Voting-Based Strong PUF Mode	73
<i>Zhenzhe Chen, Kunyang Liu, Weirong Dong, Quan Cheng, Jiamin Li, Longyang Lin, Takashi Sato</i>	
A Reference-Less Inverter-Amplifier Based Programmable Laser Attack Sensor with 30mV Sensitivity	77
<i>E. Berkowitz, Y. Atias, A. Baron, Y. Weizman, I. Levi, J. Shor</i>	
A 28nm 34mW Zero Knowledge Proof Processor with Reconfigurable Modular Multiplier Array and Memory-based Successive Excess Reduction	81
<i>Sangouk Jeon, Sungjin Park, Beomseok Kim, Juyoung Oh, Dongsuk Jeon</i>	
A 28nm 0.86μJ/Op Post-Quantum Secure Authentication Engine with 8.5fJ/bit TRNG and SCA/Fault Tolerance for Wireless Biomedical Devices	85
<i>S. Jang, S. Maji, R. S. Agrawal, H. S. Lee, E. Lee, G. Traverso, A. P. Chandrakasan</i>	
An Analog-to-Cipher Converter, ACC	89
<i>Haruki Okada, Takuji Miki, Ryozo Takahashi, Makoto Nagata, Jun Shiomi, Yoshihiro Midoh, Rei Ueno Noriyuki Miura</i>	
A 31.1 pJ/b Human Body Communication Transmitter with Standard-basis CDMA for Multi-Node IoB Systems	93
<i>Anyu Jiang, Asif Iftekhhar Omi, Ratul Kundu, Shreyas Sen, Baibhab Chatterjee</i>	
A 16nm 0.67pJ/bit 80Mb/s Circuit-System Co-Optimized Time Domain Brain Channel Receiver	97
<i>Harshit Naman, Gourab Barik, Sarthak Antal, Samyadip Sarkar, Ming Che Li, Shreyas Sen</i>	
AI-enabled RFIC	101
<i>Kaushik Sengupta, Jonathan Zhou, Emir Ali Karahan, Juho Park, Muhamed Allam, Sherif Ghoszy</i>	

Ultra-Compact 0.6-108 GHz Nonuniform Distributed Amplifier Using Parasitic-Canceling Cascode Gain Cell and Signal-Reused Coupled-Transmission-Lines in 28-nm Bulk CMOS	109
<i>Qiqi Luo, Jie Zhou, Xun Luo</i>	
A Class-G Current-Steering Power Amplifier with Digital Linearization Supporting 160 MHz 1024-QAM in 40 nm CMOS Achieving -39.9 dB EVm and 28.9% PAE	113
<i>Tanwei Yan, Zhiyong Zhang, Junning Jiang, Scott L. Miller, Jose Silva-Martinez</i>	
A 28 GHz Ultra-Compact Two-Stage Doherty Power Amplifier with a Three-Transformer Footprint	117
<i>Kun Gao, Shuyang Li, Shun Wan, Shunhua Hu, Yudi Yang, Zixuan Wang, Zan Zhou, Wenhua Chen</i>	
A Dual-Band Flat-Gain Power Amplifier with 19.3 dBm P _{1dB} and 33.5% PAE _{1dB} Empowered by the Novel Dual-Band Coupler for 64-/256/- QAM 5G NR Signals	121
<i>Pingyang Huang, Jilong Yang, Li Zhang, Shengfu Zhao, Shizeng Zhang, Xiaofang Gao, Xiang Yi Zhiyuan Cheng, Qiang Cui</i>	
MarginCiM: A 1.22 PetaOps/W, 2.5GS/s, 2.5pJ/correlation Margin-Processing Compute-in-Memory Array for RF to Feature Conversion	125
<i>K. Rashed, A. Undavalli, S. Chakrabartty, A. Nagulu, A. Natarajan</i>	
A 29–40 GHz 6-Bit Phase Filtering Active Phase Shifter with <1.8°/<0.38 dB RMS Phase/Gain Errors for 5G Millimeter-Wave Spatial-Filtering Receivers	129
<i>Tao Zhang, Xinyuan Nie, Jiaxun Lv, Haohui Chen, Xiaoxian Liu, Qijun Lu, Bei Liu, Xin An, Lisheng Chen Zhangming Zhu</i>	
A 14GHz 16-Phase Calibration-Free Fractional-N Ring-PLL with 118fs Jitter Using Phase- and Voltage-domain Quantization Error Cancellation	133
<i>Mahmoud A. Khalil, Mohamed Younis, Mohamed Selim, Mohamed Aly, Ruhao Xia, Ahmed Abdelrahman Yongxin Li, Pavan K. Hanumolu</i>	
A 157-Gb/s/mm 1.55-pJ/bit Correlated PAM4 Transceiver with Immunity to Crosstalk, Simultaneous Switching and Common-Mode Noise for High-Density Interconnect in 28nm CMOS	137
<i>Geng Zhang, Fangxu Lv, Mingche Lai, Liqun Xiao, Ruixiao Kuai, Liangyong Yuan, Chao Fan, Lizhou Wu Guohe Zhang</i>	
A 28nm 11.2-to-20-GHz PLL-based 16-Phase Clock Generator with High-Order-Mode Ring Oscillator Achieving 24.3-fs Jitter for 320-Gsps-Sample-Rate Data Converter	141
<i>Zonglin Ye, Longxiang Hou, Yuxuan Sun, Yuhang Ding, Yixuan Wen, Hongyang Zhang, Hao Luo, Yi Yang Chenming Zhang, Xinlin Geng, Qian Xie, Cheng Wang, Jun Zhou, Zheng Wang</i>	
A 26.4-to-56-Gb/s 0.38-pJ/bit PAM-4 Reference-less CDR Using Frequency-Offset Quantization Scheme Achieving 65-ns Constant-Band Acquisition Time in 28nm CMOS	145
<i>Runchen Wang, Yu Lv, Lingao Huang, Jiabin Sun, Ya Zhao, Guohe Zhang, Li Geng, Chao Fan</i>	
A 0.71-pJ/bit 64-Gb/s PAM-4 CDR Using a Charge-Calculated-Linear Phase Detector Achieving 12MHz JTOL@ _{1UI} and 361fs Recovered Clock in 28nm CMOS	149
<i>Runchen Wang, Lingao Huang, Yu Lv, Ya Zhao, Guohe Zhang, Li Geng, Pui-In Mak, Chao Fan</i>	
A 1.6-to-16 GHz Sub-1-LSB INL _{pp} 7-bit Phase Interpolator Using Constant-Load Unit with Trimming-Free Digital Calibration in 28-nm CMOS	153
<i>Xianting Su, Xiaoteng Zhao, Zekai Yang, Zhicheng Dong, Miao Zhang, Jie Liu, Hongyu Su, Bowen Wang Shubin Liu, Zhangming Zhu</i>	

A 14b 1GS/s Single-Channel Pipelined-SAR ADC with a 4-bit/cycle Sub-Quantizer and a Reconfigurable Miller Ring Amplifier	157
<i>Guo Wei, Rui Zhang, Peng Wang, Fule Li, Hanjun Jiang, Zhihua Wang</i>	
A 25mW 2.2GS/s 12b Pipelined ADC with Polarity-Based Integrated MDAC and Gm-Ratio-Based Residue Amplifier	161
<i>Hao Fang, Zhiyang Li, Xuehao Guo, Fuli Tian, Zhizhi Cai, Zhiyu Chen, Tingting Han, Chunyi Song Zhiwei Xu</i>	
A 0.65V 13b 50MS/s Pipelined-SAR ADC with Cyclic Dynamic Amplifier and Bayesian-Based Gain Calibration	165
<i>Jiachang Yang, Haoyang Luo, Bingrui Li, Zichen Kong, Zongnan Wang, Jiarui Wang, Rongjia Bao Haikang Diao, Xiyuan Tang</i>	
A Timing-Skew-Free 12-bit 4-GS/s Pipelined TI-SAR ADC with a T/H-Based TI MDAC and a Combined Bit-Weight and Offset Background Calibration	169
<i>Yue Cao, Yi Shen, Shubin Liu, Le Chen, Lin Ling, Li Dang, Haolin Han, Hongzhi Liang, Dengquan Li Zhangming Zhu</i>	
A 175-dB FoMS 12-bit 400-MS/s Pipeline-SAR ADC With an Optimized Detect-and-Skip Technique and a High-Efficiency Gain-Calibration-Free Amplification Scheme	173
<i>Jiang Xu, Xuqiang Zheng, Zedong Wang, Hua Xu, Sai Li, Fangxu Lv, Mingche Lai, Xinyu Liu</i>	
A 3.6mW 5MS/s 100dB-SNDR 2-Step SAR ADC with Continuous-Time Second-Stage and Tracking Averaging	177
<i>Congyu Jin, Zhaoyang Shen, Xingshuai Zou, Xuanhao Zhang, Han Zhao, Zhong Zhang, Ning Ning Hongshuai Zhang, Zheng Wang, Zhenbing Li, Shiheng Yang, Xiangyu Mao, Jiaxin Liu</i>	
A 150-Msps 77-dB SNDR SAR ADC in 28-nm CMOS	181
<i>Bingbing Yao, Jiangfan Wen, Likai Shen, Qide Cheng, Miao Meng, Hui Zhang, Lei Qiu</i>	
A 13-b 320-MS/s Noise-Successive-Attenuated SAR ADC with R-C-Traded-Off Reference Buffer	185
<i>Jiangfan Wen, Qide Cheng, Shenglong Zhuo, Miao Meng, Hui Zhang, Bingbing Yao, Lei Qiu</i>	
A Pulse-Width-Modulated Temporal Interference Stimulator IC with Local and Global Charge Balancing for Selective Peripheral Nerve Stimulation	189
<i>Quynh-Trang Nguyen, Kim-Hoang Nguyen, Duy-Minh Nguyen, Xuan-Khanh Nguyen, Loan-Pham Nguyen Minkyu Je</i>	
A Simultaneous 16-Channel Adiabatic Charge-Tracking Stimulator with 87.4% Stimulator Efficiency and Low Load Sensitivity	193
<i>Eojin Kim, Janghwan Kim, Jaeseong Park, Seongjae Moon, Geunchang Seong, Su Yeon Jeon, Seonae Jang Young Sang Cho, Sohmyung Ha, Chul Kim</i>	
A 65nm CMOS-based Ingestible Capsule for Adaptable and pH-controlled Electrical Stimulation in GI-tract	197
<i>Saransh Sharma, Moaaz Fayumy, Leeban Morgan, Mehmet G. Say, Young-Geun Park, Jaehong Jung Fan Xue, Mahmoud Elbeh, Sebastian Meier, Yogesh Ramadass, Zhansaya Makhambetova, Niora Fabian Benedict Laidlaw, Khalil B. Ramadi, Joel Voldman, Giovanni Traverso, Anantha P. Chandrakasan</i>	
A Fully Integrated Constant-Current Switch-Capacitor Neuromodulator with 2.5D-Integrated Spike Sorting ASIC for Responsive Neurostimulation	201
<i>Youzhi Huang, Hao Jiang, Chixiao Chen, Yingping Chen, Qi Liu, Ming Liu</i>	

A 0.08mm ² , 2V _{pp} -Input-Range, 95dB-SNDR, 178.5dB-FOM _s Noise-Shaping SAR ADC for Closed-Loop Neural Interfaces	205
<i>Yiheng Fu, Cong Huang, Alin Thomas Tharakan, Fei Tan, Jieun Joo, Jiahui Fan, Raphael Berner</i>	
<i>Kyojin Choo, Mahsa Shoaran</i>	
A 433MHz Self-Regulated RF Energy Harvester with Absolute-Peak MPPT and ULP-Assisted Rectifier Core Achieving 91.5% PCE and 24.2dB PDR	209
<i>Berkay Ozbek, Timothy G. Constandinou</i>	
HDR-DTCP: High-Dynamic-Range Injectable Differential Tissue-Coupled Powering for Thread-Like Battery-Free Wireless Stimulators	214
<i>Asif I. Omi, Anyu Jiang, Han Wu, Sultan Mahmud, Mali Halac, Shreyas Sen, Shriya Srinivasan</i>	
<i>Adam Khalifa, Baibhab Chatterjee</i>	
A 16nm 2.2pJ/b High Efficiency Pulse-Position Modulated Resonance Transceiver for 15Mbps Multi-Source High-Speed Body-Area Sensor Network	218
<i>Anhang Li, Ruichen Qi, Yuhao Yuan, Juan Moya, Dennis Sylvester, Mehdi Saligane</i>	
PersASR: A 2.3-μJ/frame 96.8%-accurate TinyML Automatic Speech Recognition Processor with Data Augmentation-Driven Personalization in 16-nm FinFET	222
<i>Seunghyun Moon, Jinho Park, Chuan-Tung Lin, SeongHwan Cho, Gregory Chen, Phil Knag</i>	
<i>Ram Krishnamurthy, Mingoo Seok</i>	
A 22nm Continual Learning Accelerator for Autonomous Systems with 69.2TOPS/W Dynamic-Sparse-Weight-Updat and Dual-Mode Vector-Scaled-INT4 Processing	226
<i>Junnosuke Suzuki, Takuma Ishibashi, Hikari Otsuka, Yasuyuki Okoshi, Kota Ando, Daichi Fujiki</i>	
<i>Masato Motomura</i>	
A 28nm Secure Processor for Transformer-based Generative AI with On-Chip Authentication and Model Protection for Mobile Devices	230
<i>Shiyu Guo, Jie Gu</i>	
ROM-LTE: A 28nm 16.1TOPS/W ROM-Based LUT Tensor Engine with Complementary ROM and Switching-Suppressed Latch-Based PE for Fine-Tuning-Free ML Inference	234
<i>Sangsu Jeong, Jeongkyu Park, Dongsuk Jeon</i>	
DualLearn: A 4.686pJ/SOP-4.026pJ/FLOP SNN-ANN Neuromorphic Inference-Training Processor with Distributed and Memory-Adaptive Architecture	238
<i>Yi Zhong, Zilin Wang, Zhaotong Zhang, Li Lun, Jinhao Ruan, Yipeng Gao, Yingying Cui, Xiaoxin Cui</i>	
<i>Xing Zhang, Yuan Wang</i>	
A 64.5 TFLOPS/W 16-nm AI Training Accelerator with 4T-eDRAM for Efficient Gradient and Activation Handling	242
<i>Nestor Cuevas, Thierry Tambe, Sai Qian Zhang, David Brooks, Gu-Yeon Wei</i>	
TACC: A 42.9 TOPS/W/mm ² Ternary/INT/FP LLM Accelerator with Lossless Weight Compression	246
<i>Mengtian Yang, Yipeng Wang, Chieh-Pu Lo, Xiuhao Zhang, Tzuping Huang, Sirish Oruganti</i>	
<i>Jaydeep P. Kulkarni</i>	
EinChip: A 4.6/1.5 TOPS/W 6/24b Log-compute Einsum-based Accelerator for Neuro Symbolic AI	250
<i>Lingyun Yao, Shirui Zhao, Marian Verhelst, Martin Andraud</i>	
Stackable and Scalable Distributed 48-60V Intermediate Bus Converter with Granular Floating SC Converters Achieving 3001W/in ³ Power Density for AI Computing	254
<i>Yongjuan Shi, Xun Liu, Chen Hu, Tiantian Tang, Ping Wang, Quan Pan, Junmin Jiang</i>	

A 3-4.2V-to-Sub-1V Dual-Phase-Multi-Path-NLDO Sigma Converter Achieving 50ns Recovery Time for 2.5A/20ns Load Step and 1028W/cm ³ Power Density	258
<i>Kai Yuan, Junmin Jiang, Chenzhou Ding, Ka Nang Leung, Xun Liu</i>	
A 120A 48-60V to 0.8-1V Full Bridge Converter with Hybrid Current Doubler Rectifier Achieving 6.9% Heavy-Load Efficiency Enhancement	262
<i>Zhiren Luo, Zeguo Liu, Yichao Ji, Ji Jin, Zikang Wang, Weiyi Tang, Hao Wang, Mo Huang, Lin Cheng</i>	
A 24V-to-1V Double Step-Down Converter Using Differentiated Inductor-Currents with Steady Common-Mode-Level Control for 1.5V/ μ s Line Transient Response	266
<i>Ruichen Zhu, Hanshu Zhou, Yingping Chen, Ming Liu</i>	
A Scalable Distributed 12-to-1V Fast-Slow Hybrid DC-DC Combo with Fast-Transient Bucklets and One-Pin Current Balancing	270
<i>Junwei Huang, Xiangyu Mao, Zhiguo Tong, Zhewen Yu, Shousheng Han, Rui P. Martins, Yan Lu</i>	
A Comprehensive Power-Supply-Induced Jitter Mitigation Scheme for HBM Interfaces Using a Strobe-Triggered Digital LDO and Local Replica Regulators Achieving 10.7mV Voltage Droop and 1.4ns Settling Time	274
<i>Myeongho Han, Jaeho Kim, Hyunjun Song, Jaehyook Choi</i>	
An Output Power Extendable 5-to-8V-Input 0.8-to-1.2V-Output SC-Parallel CSCR Converter with 20mV Undershoot For Vertical Power Delivery	278
<i>Yongjuan Shi, Chen Hu, Quan Pan, Xun Liu, Junmin Jiang</i>	
A 6V-to-1V ReSC-Hybrid Two-Stage Merged Buck Converter with an Ultra-Small Inductor for VPD	282
<i>Zhibang Song, Zhiguo Tong, Junwei Huang, Zhongyao Zhu, Sai-Weng Sin, Yan Lu</i>	
A Multi-Band IoT Tag Featuring a 150Mb/s Calibration-Free 64-QAM Backscatter Modulator and a 10Mb/s LO-Free DBPSK Receiver	286
<i>Yongling Zhang, Zheng Qin, Lei Qiu, Patrick Mercier, Miao Meng</i>	
A Crystal-Less Backscatter Tag Demonstrating Bi-Directional 802.11b-WiFi Communication with On-the-Fly Baseband Processing	290
<i>Yongling Zhang, Lei Qiu, Patrick Mercier, Miao Meng</i>	
A Sub-microwatt Blocker-Resilient Crystal-free Receiver for Ambient IoT Applications	294
<i>Ahmed Gharib Gadelkarim, Patrick Mercier</i>	
An Ultra-Low-Power Capacitive Stacking Receiver Front-End with a PVT-Robust Switched-Capacitor-Based Feed-Forward IM3 Cancellation Technique	298
<i>Jin Jin, Zhepu Xu, Bowei Xiao, Guisheng Yan, Danilo Manstretta, Wen Wu, Tongde Huang</i>	
A 0.5V 13.7pJ/pulse 802.15.4/4z UWB Tag and Coherent Quadrature-Hybrid-Correlation Receiver Chipset for Passive Localization Systems	302
<i>Longhao Kuang, Yunzhao Nie, Woogeun Rhee, Wei Deng, Zhihua Wang</i>	
Over-the-Air Frequency Calibration for Crystal-Less BLE Nodes Achieving ± 20 ppm Accuracy at -23 dB SIR	306
<i>Amir Arsalan Kiavar, Niels Fakkkel, Masoud Babaie</i>	

A 0.2-to-22 GHz 24-Gbps Distributed Calibration-Free Full-band Interference-Rejection 64QAM/4096QAM Receiver with Integrated PLLs Achieving 83 dB Image-Rejection-Ratio and >61 dB Blocker Rejection	310
<i>Dongze Li, Wei Deng, Xiangyu Nie, Haikun Jia, Juntao Lan, Yichi Sun, Fuzhi Xue, Jinglin Zhang, Rui Wu Baoyong Chi</i>	
An 18-23GHz 0.016mm ² External-Clock-Less Phase-to-Voltage Converter Based on Phase Compression and Linearizing Offset Achieving 1.05%-FSR Linearity	314
<i>Hongkun Li, Yiyang Shu, Xun Luo</i>	
50-GBaud+ VCSEL-Based Co-Packaged Optical Links: An Overview of Circuits and Systems	318
<i>Sashank Krishnamurthy, Susnata Mondal, Junyi Qiu, Shuhei Yamada, Zhen Zhou, Joe Kennedy James Jaussi, Mozghan Mansuri</i>	
A 64-Gb/s QPSK Carrier-Phase-Recovery Loop with Wide IF Range Using Dual-Oscillator Frequency Translation	326
<i>Mohamed Osama Selim, Mohamed Saad Aly, Mahmoud A. Khalil, Mohamed Badr Younis Mostafa G. Ahmed, Ahmed E. Abdelrahman, Sujay Patel, Karim Elmeligy, John Burns Pavan Kumar Hanumolu</i>	
A 4x4 MIMO Equalizer for Polarization Crosstalk Cancellation in 160 Gb/s DP-QPSK/16QAM Coherent Optical Receivers	330
<i>Mohamed Saad Aly, Mohamed Osama Selim, Mostafa G. Ahmed, Ruhao Xia, Ahmed Hegazi Sujay Sanjiv Patel, Mohamed Badr Younis, Mahmoud A. Khalil, Ahmed E. Abdelrahman, John Burns Pavan Kumar Hanumolu</i>	
A 100-Gb/s Burst-Mode Optical Receiver With 9-Tap Pipelined FFE and Amplitude/Phase Adaptation in 28-nm CMOS	334
<i>Pingyi Cai, Ruixian Zhang, Xiongshi Luo, Kun Zhang, Wenhan Guan, Jiayao Li, Wenkang Luo Yangyi Zhang, Chenyang Wang, Quan Pan</i>	
A 256 Gb/s 5.4 V _{ppd} non-Distributed Stacked Driver with Dual Current Injection Swing Boosting Technique for TFLN Optical Modulators in 65nm CMOS	338
<i>Ziyi Lin, Haikun Jia, Wei Deng, Ziyue Dang, Peiqi Zhou, Zihan Zhou, Daigao Chen, Zhihua Wang, Xi Xiao Baoyong Chi</i>	
A 56 Gb/s/wire, 0.75 pJ/b Transceiver for Die-to-Die Interface Using Simultaneous Bi-Directional Signaling	342
<i>Sujay Patel, Mingyuan Han, Andrew Ng, Ruhao Xia, Mahmoud Khalil, Mohamed Badr Younis, Jack Kenney Michael StGermain, Wei-Hung Chen, Pavan Kumar Hanumolu</i>	
A 32Gb/s/lane 0.83Tb/s/mm UCle Compliant Die-to-Die Link Over 25mm Standard Package	346
<i>Zhaokai Liu, Susnata Mondal, Yuanming Zhu, Sashank Krishnamurthy, Shuhei Yamada, Junyi Qiu Soumya Bose, Zuoguo Wu, Gerald Pasdast, James Jaussi, Mozghan Mansuri</i>	
A 32-Gb/s 0.89-pJ/b Ground-Referenced PAM-4/NRZ Transceiver with Unidirectional Current Summation and Double Sampling	350
<i>Wonbin Lee, Jae-Seung Jeong, Hyunmin Shin, In-Woo Jang, Namhoon Kim, Kyeongha Kwon</i>	
THReaD: A 22.8 Mbps/node Two-dimensional Hierarchical Reconfigurable and Distributed Network for E-textiles with Fault Tolerance and Cooperative Power Management	354
<i>Zhenghong Chen, Anjali Agrawal, Akiyoshi Tanaka, Trenton Elliott, Thomas Farrell, Zane Lewis Will Farrell, Jim Owens, Daniel S. Truesdell, Benton H. Calhoun</i>	

A Fully Integrated 0.25Vpp-to-44Vpp 249 Level THD+N=0.3% Ultrasonic MEMS-Driver with a Power Reduction Factor of 22	358
<i>Moritz Gruber, Björn Eversmann, Lei Liao, Ralf Brederlow</i>	
A Hybrid Piezo-Fan and Thermoelectric CPU cooling System Achieving Coefficient of Performance of 7.2 and 117% Efficiency	362
<i>Si-Yu Liao, Yu-Jia Wei, Ke-Horng Chen, Ying-Hsi Lin, Shian-Ru Lin, Tsung-Yen Tsai</i>	
A 26-Channel Fully-Integrated SoC with Autonomous In-Situ Reconfiguration for Trapped-Ion Shuttling in 130nm BCD	366
<i>A. Meyer, M. Neumann, Z. Guo, P. J. Ritter, M. Badawy, M. Hartmann, M. Abu Zahra, M. Ebner, H. Thabet S. Fischer, M. Sieberer, J. Repp, M. Schilling, B. Hampel, M. Brandl, V. Issakov</i>	
DOIM140: A 140-spin, all-to-all connected, Oscillator Ising Machine IC in 180nm CMOS	370
<i>A. Gagan Deep Goru, B. Shreesha Sreedhara, C. Venkata Pavan Sumanth Sikhakollu, D. Thomas Jagielski E. Rajit Manohar, F. Jaijeet Roychowdhury</i>	
A 28-nm Optical Flow Estimation Accelerator with Redundancy Speculation, Bit-Width-Aware Compression and Similarity Detection	374
<i>Tao Zhang, Yi Zhong, Youming Yang, Jinhao Ruan, Yipeng Gao, Zhaotong Zhang, Yuan Wang</i>	
A 4D Radar Accelerator with Adaptive Sparse Processing for Real-Time Object Detection	378
<i>Sung Eun Kim, Chang Eun Song, Byeonggon Kang, Maria Sojan, Omkar Sathe, Tajana Rosing, Mingu Kang</i>	
Soft-Output Threshold-Guided CRC Decoding with SOGRAND in 40nm CMOS	382
<i>Zeynep Ece Kizilates, Arslan Riaz, Akshaya Bali, Jiewei Feng, Muriel Medard, Ken R. Duffy Rabia Tugce Yazicigil</i>	
HyperV: A 130 HP-GFLOPS/W Out-of-Order RISC-V Vector Processor in 28 nm for Edge AI	386
<i>Andrew Ding, Eric Cheng, Eric Chan, Nader Bagherzadeh, Mohsen Imani</i>	
An 11.16μJ/token Edge SLM Decoder Accelerator with Scalable Ring-based Configuration for Token-level Pipelining in 16nm FinFET	390
<i>Guanchen Tao, Junyi Luo, Shiwei Liu, Anhang Li, Gregory Kielian, Kauna Lei, Qirui Zhang Dennis Sylvester, Mehdi Saligane</i>	
A 184mW, 61fps Image Signal Processor for Spatial-Temporal HD Video Inpainting	394
<i>Tai-Jung Chen, Yao-Kai Yang, Jun Nishimura, Chia-Hsiang Yang</i>	
STELLA: A 16nm Spatio-Temporal Elastic Low-Latency CGRA for Multi-Stage Pipelined Applications	398
<i>Jun Yin, Chao Fang, Ryan Antonio, Xiaoling Yi, Yunhao Deng, Fanchen Kong, Marian Verhelst</i>	
One-Wire Architecture for Chiplet Reuse and Integration in Low-Dimensional Systems	402
<i>Anil Kumar Gundu, Neelkamal Semwal, Massimo Alioto</i>	
A Low-Power 1.2 TFLOPS/W Merge-Split RVV Processor for Mixed Scalar-Vector Workloads	406
<i>Mattia Sinigaglia, Marco Bertuletti, Gianmarco Ottavi, Amirhossein Kiamarzi, Matteo Perotti Giuseppe Tagliavini, Luca Benini, Davide Rossi</i>	
Efficient and High-Speed Supply Modulation Techniques for 5G RF Power Amplifiers	410
<i>Minghao Shang, Changjin Chen, Chunyue Bo, Lin Cheng</i>	

A Power DAC-Based Envelope-Tracking Supply Achieving 86.4% Efficiency and 400MHz Bandwidth for RF Power Amplifiers	418
<i>Zhao Yang, Jiangfan Qi, Yu An, Peng Cao, Peng Xu, Jiawei Xu, Zhiliang Hong</i>	
A Buck-Based SIBO Converter with 5mV Load-Independent Vop Ripple and Enhanced Von Ripple Suppression for AMOLED Display	422
<i>Zihao Tang, Jiacheng Yang, Rui P. Martins, Lin Cheng, Mo Huang</i>	
A 97.1%-Efficient Single-Mode Fine-Multilevel Buck-Boost (SMFL-BB) Converter Achieving Sub-8mV Ripple with a 1mm ³ -Volume Inductor for Flicker-Free Mobile OLED Displays	426
<i>Sueon Park, Jun-Gi Lee, Jae-Hyun Kim, Dong-Kyu Kim, Sung-Chun Park, Yongjae Lee, Hyun-Sik Kim</i>	
A Σ -Structure Ripple-Cancellation Switching Regulator with Automatic Ripple Calibration Achieving Sub-mV Output Voltage Ripple	430
<i>Haoran Xu, Desheng Zhang, Jingbin Wu, Chang Liu, Jianming Lei, Han Peng, Xuecheng Zou, Run Min Qiaoling Tong</i>	
Unicorn: A Unified Clock-and-Power SoC with RL-Adapted Digital SIMO Control and In-TRO Frequency Boosting for Edge Computing	434
<i>Xuliang Wang, Haoyu Wang, Xuchen Men, Renwei Chen, Junmin Jiang, Yan Wang, Xiaosen Liu</i>	
A Fast-Transient Dual-Domain Learning Digital LDO with Droop Timing Prediction and Proactive Timing-Aware Control for Adaptive Droop Mitigation	438
<i>Minkyu Song, Yunbeom Hwang, Taeho Lee, Jisu Kim, Jun-Eun Park</i>	
A 63.9-aF 17.6-bit Adaptive-Load and Configurable Zoom Capacitance-to-Digital Converter with 43.3-pF Range	442
<i>Qingjiang Xia, Fei Zhou, Yuze Niu, Zhaofeng Huang, Mingzhong He, Xuefei Du, Wengao Lu, Yacong Zhang Zhongjian Chen</i>	
A 99.5dB-SNR Self-Timed Highly-Flexible Capacitance-to-Digital Converter With Fast Zoom Technique	446
<i>Zhidi Yang, Menglian Zhao, Zhichao Tan</i>	
A InJ•mmHg ² RDC Using a Double-Settling RC Bridge and a Common-Mode Cancelling Series-Parallel Amplifier for Implantable Pressure and Strain Monitoring	450
<i>Tim Keller, Arturo di Girolamo, Yiyang Chen, Hesam Ghiasi, Donguk Seo, Yoonmyung Lee, Taekwang Jang</i>	
A Reconfigurable LP/BP/HP Current-Sensing Front-End Achieving 109.3-dB SFDR and Tolerance to Error Current and Sensor Parasitics with Adaptive Auto-Zeroing Scheme Embedded in SC-CMFB	454
<i>Yun-Hung Gao, Chun-Ho Fan, Junwen Li, Yuan-Ting Zhang, Ka Nang Leung, Kong-Pang Pun</i>	
A 1880 μ m ² Linear Temperature Sensor with Hybrid Sensing Front-end and Fractional Phase Detection FLL achieving -0.3/+0.28 °C Inaccuracy (3 σ) after 1 st -order Fitting and 37fJ•K ² Resolution FoM in 28nm CMOS	458
<i>Shangjie Wei, Huanfa Sun, Yucong Li, Puxi Tan, Yi Xiong, Yu Su, Chenyao Cao, Yukun He, Xiaoyan Gui</i>	
A 0.38 ppm/°C High-Order Compensated Voltage Reference Using Digitized Temperature Range Partitioning	462
<i>Xiaopeng Wang, Haiwen Tian, Huosheng Wen, Zhongxiao Tian, Jiaqi Yang, Lei Wang, Rui Bai, Yifan Wu Shenglong Zhuo, Miao Meng, Lei Qiu</i>	
A 28.71ppm/°C Voltage Reference with 0.00002% Line Sensitivity and 35 μ s Startup Time for High Voltage Applications	466
<i>Yining Wang, Xing Li, Yan Lu</i>	

A 25GS/s Single Track and Hold with 65GHz Bandwidth Featuring 38.8dB SNDR and 50.6dBc SFDR at 50.7GHz Input in 22nm CMOS	470
<i>Marcel Runge, Daniel Lobitz, Ols Hidri, Ingo Dettmann, Thorsten Siera, Friedel Gerfers</i>	
Aging- and Temperature-Resilient Chopper OPA with 19 nV/√Hz Noise and 2.6 μV Offset Using Continuous CM-Adaptive Background Calibration	474
<i>Mingqian Sun, Tianxiang Qu, Zhiliang Hong, Jiawei Xu</i>	
A 262dB DC-gain 47.5MHz-Bandwidth 2.68nV/√Hz - Noise Dual-Chopper Operational Amplifier	478
<i>Yarallah Koolivand, Seyed Alireza Mosavian, Danial Khabbazi pour, Yasser Rezaeiyan, Alireza Mosalmani Reza Shokri, Mohammad Mehdi Beheshti, Milad Zamani, Farshad Moradi</i>	
A 0.32-NEF, 0.08-PEF Discrete-Time Amplifier with Multi-Path kT/C Noise Cancellation in 180nm CMOS	482
<i>Ke Hu, Jiangchao Wu, Xuanlin Chen, Zhao Wang, Hua Fan, Man-Kay Law</i>	
A 500kHz 600V Capacitive Isolated SiC Converter with Switching-On Transition Detection for Hard-Switching Fault Prognosis Achieving 58ns Short-Circuit Protection	486
<i>Qing Yuan, Yingping Chen, Ming Liu</i>	
A 200kHz Self-powered Isolated Gate Driver for SiC and IGBT with Synchronous Regulation of 62.6% Efficiency	490
<i>Yang Liu, Yuan Yao, Guangqian Zhu, Dongfang Pan, Chenjie Hua, Xuliang Wang, Weiwei Xu, Yongyuan Li Wing-Hung Ki, Lin Cheng, Zhangming Zhu</i>	
A 94.1% Peak Efficiency Coupled-Inductor Boost Converter with Small Inductor Current Ripple and Fast Transient Response	494
<i>Shousheng Han, Junwei Huang, Fei Song, Zhiguo Tong, Sai-Weng Sin, Hanjun Jiang, Xiaoming Wu Tianling Ren, Yan Lu</i>	
An Exponential-Decaying Current Gate Driver Achieving Ultra-Low Voltage Overshoot and 29.2% Cycle Loss Reduction for 1200V SiC MOSFET	498
<i>Desheng Zhang, Haoran Xu, Jingbin Wu, Chang Liu, Jianming Lei, Han Peng, Xuecheng Zou, Run Min Qiaoling Tong</i>	
A 14.0-to-17.3GHz Inter-Core 1 st &2 nd Harmonics Co-Circulation Quad-Core Inverse Class-F Oscillator Achieving 199.1dBc/Hz Peak FoM in 65nm CMOS	502
<i>Junnan Guan, Hanzhang Cao, Jin Jin, Wen Wu, Tongde Huang</i>	
A 7.6-to-10.3GHz Mode-Switch-Less DM/CM Phase-Flipping Series-Resonance Oscillator Achieving 208.3dBc/Hz FoMTA at 10MHz	506
<i>Haokai Yang, Qiao Leng, Yiyang Shu, Xun Luo</i>	
A Class-F ₂₃ Magnetic-Coupled 8-Phase Oscillator Employing Rotational Quadrifilar Winding	510
<i>Chawin Khongprasongsiri, Sayan Kumar, Patchara Sawakewang, Robert Bogdan Staszewski Teerachot Siriburanon</i>	
An 8-GHz Stacked-Core VCO With Reliability Under Standard Supply and Explicit Second-Harmonic Tuning Achieving 193.4dBc/Hz FoM in 65-nm CMOS	514
<i>Zhirui Zong, Renxu Yang</i>	
Toward Open-Source Chiplets for HPC and AI: Occamy and Beyond	518
<i>Paul Scheffler, Thomas Benz, Tim Fischer, Lorenzo Leone, Sina Arjmandpour, Luca Benini</i>	

A 5nm 91.43 TOPS/W 4-Chiplet Generalizable-Rendering-Processor with UCle-Enabled Cross-Die-Cache and Balance-Aware Progressive Multi-Level Sparsity	526
<i>Yonghao Tan, Songchen Ma, Pingcheng Dong, Peng Luo, Zhiyuan Lei, Wencai Lu, Guangxi Ying Man-To Yung, Haibo Zhao, Lan Liu, Yuzhong Jiao, Xuejiao Liu, Yu Liu, Li Li, Luhong Liang, Mao Liu Kwang-Ting Cheng</i>	
A 51.19 mm ² , 4 TB/s bandwidth 3D Logic-on-SRAM Stacking CGRA Chip	530
<i>Zizheng Dong, Chen Yin, Pengyu Liu, Shuaipeng Li, Ang Li, Weijia Zhu, Weifeng He, Guanghui He Qin Wang, Yanan Sun, Zhigang Mao, Naifeng Jing, Jianfei Jiang</i>	
A 30kHz-BW 100.6dB-SNDR $\Delta\Sigma$ Modulator with Swapped Sampling-Feedback Operation and Optimized kT/C Noise Cancellation	535
<i>Xuanhao Zhang, Han Zhao, Congyu Jin, Hongshuai Zhang, Zheng Wang, Zhong Zhang, Ning Ning Zhenbing Li, Xiangyu Mao, Shiheng Yang, Jiaxin Liu</i>	
A 108.9dB-DR, 2-2 MASH ADC Featuring a Nested Gainboosting FIA with G _m Enhancement in Settling Phase Through Stepwise Charge Sharing	539
<i>Yuming Li, Lichenxi Zhang, Youxiang Chen, Kelei Zhang, Rui Pan, Junyao Ji, Jie Zhang, Xiaofei Wang Hong Zhang</i>	
A 105.8-dB DR Continuous-Time Delta-Sigma Modulator with SH-free Quantizer and PVT-adaptive Negative-R	543
<i>Yuming Li, Youxiang Chen, Junyao Ji, Rui Pan, Zhiming Li, Ruitao Wang, Jie Zhang, Hong Zhang</i>	
A 300MHz-BW Gm-C Filter Based Single-Loop CT-DSM Utilizing Pseudo Virtual Ground and Local Feedback Linearity-Enhanced Gm Cell	547
<i>Zhuojian Yao, Haikun Jia, Lilan Yu, Wei Deng, Yu Fu, Junfeng Liu, Yue Liu, Baoyong Chi</i>	
A SST-DAC Back-Gate Calibrated 5 GS/s CT Sigma Delta Modulator With 83 MHz BW, 100 dB SFDR and -95 dBc IM3 in 22 nm FD-SOI	551
<i>Julius Edler, Marcel Runge, Enne Wittenhagen, Chen-Chun Hsu, Frowin Buballa, Patrick Artz Nikolaos Kioulos, Friedel Gerfers</i>	
A 1.16GHz -160.4dBFS/Hz-NSD multi-bit Continuous-Time Delta-Sigma ADC Achieving SNR/SNDR of 86dB/83dB in 17.5MHz-BW without DAC calibration	555
<i>Vaibhav Garg, Paras Garg, Ankur Bal, Sanyam Jain, Frederic Paillardet, Kallol Chatterjee Chandrajit Debnath, Gauri Mittal, Anand Kumar</i>	
A 0.6V 976nW 93.5dB-SNDR Charge-Pump ADC with 183.6dB-FoMs Using Passive-Reference Boost and NS-Assisted Charge-Balance-Calibration	559
<i>Shan Zhang, Lingxin Meng, Wanyuan Qu, Menglian Zhao, Zhichao Tan</i>	
An 80.1dB-SNDR 1.5MHz-BW 3rd-Order Noise Shaping SAR ADC with Idle-free Residue Processing	563
<i>Kun-Woo Park, Young-Hun Moon, Charlie Tahar, Hyeongjin Kim, Kwan-Hoon Song, Seung-Tak Ryu</i>	
An 85.1dB-SNDR 1MHz-BW Noise-Shaping SAR ADC with kT/C Noise-Shaping and 96fF Sampling Capacitor	567
<i>Byeongjin Son, Jongyoon Won, Kyungmin Kang, Yong Lim, Youngcheol Chae</i>	
A 22nm 15.2pJ/Inference Speech Enhancement Accelerator with Contextual-Aware KV-Cache Management and Reconfigurable D-CIM Engine	571
<i>Qinzhe Zhi, Wenjie Ren, Siyuan He, Mingxuan Li, Yandong He, Le Ye, Tianyu Jia</i>	

A 0.36 μ J/Classification Intra- and Inter-Individually Insensitive PCG Monitoring SoC with Dynamic Framing and Reconfigurable Computing Array	575
<i>Yuheng Wang, Hongzhi Zhao, Yuanzhe Zhao, Yan Zhu, Rui Paulo Martins, Chi-Hang Chan, Minglei Zhang</i>	
A 310 μ W Dynamic Ensemble Bayesian Filter Based ASIC with 94.2% Decoding Accuracy for Chinese Handwriting Trajectory Reconstruction	579
<i>Jinyan He, Kangyu Su, Xinyun Zhu, Yu Qi, Yueming Wang, Jian Xu</i>	
A 36-Channel ToF-PET Chip Based on Multi-Threshold Trigger with 10.4 ps Resolution, 49-bit Dynamic Range, 900 kcps Throughput and 52.9 ps Intrinsic-Channel Jitter	583
<i>Youze Xin, Han Wang, Pengfei Hu, Yiyun Xie, Hongxu Chen, Xuhu Wang, Chi Wang, Congzhen Hu Bing Zhang, Li Geng</i>	
Circuit Architectures for Next-Generation Neural Interfaces: Recording, Stimulation, and Closed-Loop Neuromodulation	587
<i>Xiaolin Yang, Qiuyang Lin, Yoontae Jung, Aitor Rivero-Cortazar, Chutham Sawigun, Bogdan C. Raducanu Jose Cisneros Fernandez, Joan Aymerich, Carolina Mora Lopez</i>	
A Multiscale Neural Interface SoC with 89.5-dB DR 4.54 μ W Analog Frontend and 0.00013 mm ² /Ch Spatiotemporal Spike Feature Extractor	595
<i>Haoyang Luo, Zongnan Wang, Jingjun Zhu, Zihan Wu, Jiarui Wang, Rongjia Bao, Changxuan Dong Xianya Feng, Youming Yang, Bingrui Li, Haikang Diao, Hongji Sun, Xiaojie Duan, Yuan Wang Xiyuan Tang</i>	
A 256-Channel, 3.49-mW Wireless Neural Recording SoC with Adaptive Delta Compression and Error-Resilient Coding	599
<i>Wenxian Gu, Liangjian Lyu, Zepeng Huang, Yingfei Xiang, Sirou Li, Wenjun Gong, Xing Wu C.-J. Richard Shi</i>	
An 8.2 μ W Fully-Packaged Wireless Implantable SoC for Chemical and Electrical Neural Signal Monitoring	603
<i>Minghao Chen, Gangzhen Zhu, Wenjun Zhao, Hong Liao, Xiaoxu Yang, Yuqian Li, JiaHao Dong Bingfang Wang, Zhiqiang Chang, Ying Fang, Jiangfeng Wu, Lei Qiu, Miao Meng</i>	
TOKCIM: A 65nm All-Digital Compute-in-Memory Transformer Accelerator with Advanced Weight Sparsity Handling and SoftMax Acceleration	607
<i>Shaoxuan Li, Zikun Wei, Ruihao He, Cong Wang, Ye Gu, Tianchu Dong, Yucheng Cai, Hongwu Jiang</i>	
D ² CIM: A 28nm 53.3 TFLOPS/W Decoding Digital CIM Macro for Efficient FlashMLA-based LLM Inference	611
<i>Jia Chen, Zihao Xuan, Yewen Li, Zhuoya Yan, Zimu Li, Yat-Fong Yung, Yi Deng, Xiao Huo, Chi-Ying Tsui Kwang-Ting Cheng, Fengbin Tu</i>	
68.22 TOPS/W Full Boolean Logic Supportable eDRAM-Based Digital CIM with Energy-Efficient Input-Aware Toggle-Rate-Reduced Adder	615
<i>Ik-Hyeon Jeon, Ho-Sung Lee, Eun-Bi Koh, Junsung Park, Joo-Hyung Chae</i>	
A 24.46TOPS/W and 3.04TOPS/mm ² BF16 $\times$ 1-bit CIM-based BERT Accelerator in 28nm CMOS	619
<i>Qijia Xie, Weiran Chen, Qilong Chen, Dingbang Liu, Ziyi Guan, Kai Li, Haoxiang Peng, Jingyun Gu Changwen Chen, Ngai Wong, Mingqiang Huang, Hao Yu</i>	
A 28-nm Density-Capable 6ns Access Time MRAM Macro using Multi-bit Sense Amplifier and Dual-mode ECC	623
<i>Jiongzhe Su, Haoran Du, Yantong Di, Bo Liu, Hao Cai</i>	

A 92.5 TOPS/W Fully-Analog Multi-Layer Computing-in-Memory for State-Space Models in 28nm CMOS	627
<i>Laith A. Shamieh, Wei-Chun Wang, Narasimha Kidambi, Saibal Mukhopadhyay</i>	
A 28-nm CIM-Based Annealing Processor with One-Shot Weight Access, Dynamic Batching, and Bubble-Less Pipeline for Large-Scale Path Planning Problems	631
<i>Bocheng Xu, Jinhao Ruan, Jiahao Song, HaiKang Diao, Zihan Wu, Haoyang Luo, Xiyuan Tang</i> <i>Xiaochen Bo, Yuan Wang</i>	
A Dynamic-Active Static-Sleep 18T Flip-Flop Supporting Retentive Clock Gating in 28nm CMOS	635
<i>Dongkwon Lee, Donghyun Kim, Dongsuk Jeon</i>	
A Feedback-Free Slope-to-Voltage Ratio MPPT Decoupled from TON Generator for Thermoelectric Energy Harvesting with 2.5mV–750mV Input Range	639
<i>Xiudeng Wang, Jiakai Chen, Zhiwen Hou, Libo Qian, Qiuji Chen, Yang Liu, Yongyuan Li, Zhangming Zhu</i>	
Fully Integrated CSCR-based Single-Stage Piezoelectric Energy Harvesting Interface with Independent Positive-/Negative-Cycle MPPT	643
<i>Guangshu Zhao, Chenxi Wang, Ningchao Lin, Hao Wu, Litao Zhang, Haoyang Sang, Man-Kay Law</i>	
A Single-Stage Synchronous Switch Regulating Rectifier with 93.3% End-to-End Efficiency and 15mV Output Ripple for Piezoelectric Energy Harvesting	647
<i>Xiudeng Wang, Zhiming Chen, Libo Qian, Yang Liu, Yongyuan Li, Zhangming Zhu</i>	
An Output-Rail-Scalable Hybrid Buck Converter with Globally Adaptive Frequency Control Achieving 98.0% Peak Efficiency and 490 mW/mm ³ Power Density	651
<i>Zhewen Yu, Junwei Huang, Zhiguo Tong, Zhongyao Zhu, Yan Lu</i>	
A 93% Peak Efficiency Buck Converter Enabling Operation with Variable Embroidered Yarn Inductance for Battery Powered In-textile Systems	655
<i>Akiyoshi Tanaka, Zhenghong Chen, Jim Owens, Will Farrell, Daniel S. Truesdell, Benton H. Calhoun</i>	
A 10MHz All-1.2V-NMOS Battery-Input Single-Mode Hybrid Buck-Boost Converter in 65nm CMOS with Fast Transient Response	659
<i>Wenjie Yang, Zhiguo Tong, Zhewen Yu, Yan Lu</i>	
Q ³ -SIMO: A 93.4% Quad-Level Quad-Mode Single-Inductor Quad-Output Buck-Boost Converter with Seamless Mode Transition and Single Clock Control for Flexible 1.8-9V Inputs	663
<i>Mun-Jung Cho, Seung-Ju Lee, Youngsin Jo, Yeon-Woo Jeong, Jong-Hun Kim, Min-Sik Kim</i> <i>Myeong-Ho Kim, Dong-Chan Lee, Geon Kim, Min-Gyu Jeong, Se-Un Shin</i>	
A Fully Integrated Gate-All-Around Ribbon FET Based Dual-Loop 1 GHz Switched-Capacitor Voltage Regulator with Anti-Leakage, Adaptive Dead Time and Self-Discharge Features	667
<i>Arvind Raghavan, Sivaraman Masilamani, Keng Chen, Huanhuan Zhang, Tamir Salus, Rachid Rayess</i>	
A DTC-Based Digital PLL Achieving –64.5dBc Fractional Spur and 80fs Jitter with a 2-Track Probability-Density-Shaping $\Delta\Sigma$ Modulator and a Dithered-Threshold TDC	671
<i>Riccardo Moleri, Daniele Lodi Rizzini, Michele Rossoni, Damiano Fagotti, Pietro Salvi, Stefano Gallucci</i> <i>Andrea Leonardo Lacaita, Salvatore Levantino, Simone Mattia Dartizio</i>	
A 4.75GHz Digital PLL Achieving 30.4fs jitter under 5mV _{pp} Supply Ripples Using a Voltage-Biased Oscillator with Adaptive Supply Sensitivity Cancellation and Common-Mode Resonance Tuning	675
<i>Stefano Gallucci, Daniele Lodi Rizzini, Riccardo Moleri, Michele Rossoni, Pietro Salvi, Damiano Fagotti</i> <i>Francesco Tesolin, Andrea Leonardo Lacaita, Simone Mattia Dartizio, Salvatore Levantino</i>	

A 10GHz Double-Edge Sampling PLL with 12.8fs _{rms} Jitter and -257.8dB FoMJ in 65nm CMOS Process	679
<i>Feng Bu, Depeng Sun, Ge Wang, Zonglin Li, Zhou Shu, Bowen Wang, Hao Xu, Na Yan, Ruixue Ding Shubin Liu, Zhangming Zhu</i>	
An 11bit, 140fs resolution, and 683fs INL Zero-Slope Digital-to-Time Converter for Fractional Frequency Syntheses	683
<i>Kyeongwon Jeong, Hesam Omdeh Ghiasi, Seungki Hong, Sina Arjmandpour, Oscar Toomey Taekwang Jang</i>	
A 0.65V 10-to-21.5GHz Time-amplifying-based Sampling PLL Achieving 41.3-67.3fs jitter and -255dB Peak FoMT	687
<i>Depeng Sun, Yanzhe Zhu, Dingtao Zeng, Yuan Gao, Feng Bu, Bowen Wang, Hao Xu, Na Yan, Ruixue Ding Shubin Liu, Zhangming Zhu</i>	
A 45.9fs Cascaded Fractional-N DTC-Assisted Dual-Mode Harmonic-Mixing PLL with Adaptive Timing/Width Multi-Position Injection	691
<i>Lei Zhao, Xiaoxiong Zhang, Weimin Xue, Huanbiao Xu, Yiyang Shu, Xun Luo</i>	
An H-Band CMOS Frequency Doubler with 6.01dBm Single-Element P _{out} and 1.49%-DC-to-RF-Efficiency Using Dual-Harmonic Continuous-Mode Tuning Technique	695
<i>Weiping Wu, Yanjun Ma, Xun Bao, Lei Zhang, Aoyang Zhang</i>	
A 0.039mm ² Temperature-Robust 7.2GHz Fractional-N RO-PLL Achieving 257.9fs _{rms} Jitter and -255.5dB FoMN	699
<i>Haoran Li, Jing Li, Shangmin Yu, Xiaoqi Lin, Xueying Jiang, Xi Meng, Pui-In Mak, Rui P. Martins Jun Yin</i>	