

2026 8th International Conference on Devices, Circuits, and Systems (ICDCS 2026)

**Coimbatore, India
27-28 March 2026**

IEEE Catalog Number:
ISBN:

CFP2603R-POD
979-8-3195-0596-5



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP2603R-POD
ISBN (Print-On-Demand):	979-8-3195-0596-5
ISBN (Online):	979-8-3195-0595-8
ISSN:	2470-847X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Design and Simulation of a Monopole Antenna for Global Positioning System Applications in Handheld Devices	1
<i>P. Rajeswari, S. Deebak, M.Abdul Rahman, A. Babu, V.Maha Ganesh, P. Venkateswari</i>	
Hybrid Deep Learning Framework for Multiclass Diabetic Retinopathy Classification from Fundus Images	7
<i>Md Munsur Khan, Mohammad Sazzad Hossain, Nayem Miah, Md Lutfur Rahman Fahad, Md Fazlay Rabby Md Mahidur Rahman, Md Mehedi Hassan Melon, MD Monirul Islam, Md Shahiduzzaman G Durga Bhavani</i>	
Performance Analysis of Electrical Characteristics in GaN Nanowire MOSFET	13
<i>A.Shirly Edward, J. Eniyadharshini, D. Kaveya, V. Sabitha, Linie Sharon.R</i>	
RTL to GDSII Implementation of Lightweight IOT Authentication Hardware using Multifunction Residue-Based Cryptographic Architectures	20
<i>Gavaskar K, Paramasivam K, Sneka S, Vimal R, Sandhyavathi K, Thilagavathy K P</i>	
Quantum-Inspired approaches to Multi-robot Scheduling and Control using QAOA and VQE	26
<i>Ramaraj S, Jaiganesh M, Mercy S, Bodla. Ashwin Kumar, Senthur Balaji K, Lathika M</i>	
Electric Field Engineering and Breakdown Voltage Enhancement in Dual Field-Plate AlGaIn/GaN HEMTs: A Modelling and Simulation Approach for High-Power VLSI Systems	32
<i>Padmavathi M, Manikandan M</i>	
Design of Low-Power CMOS Amplifier for Biomedical Applications Using Cadence Virtuoso	38
<i>Shashi Kant Dargar, Avulapati Giridhar, Gummagattu Sathya Deepak</i>	
Dynamic Selection of ALU Architecture Based on Operand Characteristics	44
<i>Jeba Johannah J, Arunkumar M, Chandrakiran G</i>	
Reversible Quantum Digital Circuits and Quantum Random Number Generation Using Qiskit	50
<i>Jairus Samraj Solomon, Velmathi Guruviah, Amar Babu Yandrapati, John Bedford Solomon</i>	
Non Invasive Knee Pressure Monitoring System	56
<i>L. Dhiviyalakshmi, S R Harsini, R Hima Sri, N Guruprasad, Deepa B. Prabhu</i>	
Design and Implementation of an RNS-to-Posit Conversion Core on FPGA	62
<i>Nimisha Sheejas, Muhammed Sahad K S, Muhammed Nadhish K N, Muhammed Naif N U, Sreejeesh S G Anju George, Savitha Raghavan</i>	
New Approach to Small-Signal Parameter Extraction for GaN HEMTs up to Ku-Band	68
<i>Deepti Mongia, Dhananjay Rana, Kirti Bansal, Subhash Chander, Devendra Verma</i>	
Brain Tumour Detection and Size Estimation Using YOLOv10 and Convolutional Neural Networks	72
<i>G. Samuelraj Chrysolite, R Mokshagna, Aashish Samuel</i>	
Property-Guided Hardware Trojan Detection using SVM Baseline and GNN	77
<i>Deepika P, N. M.Sivamangai</i>	
AI Enabled Industrial Internet of Things (AI-IIoT) Systems: An Overview	82
<i>S. Vishnu, Vishnuvarthan Rajagopal, A. Alfred Kirubaraj, Praveena Sirimella, Adnan M. Abu-Mahfouz S. R. Jino Ramson</i>	

Applications of Artificial Intelligence of Things (AIoT): An Overview	88
<i>S. Vishnu, Vishnuvarthan Rajagopal, A. Alfred Kirubaraj, Praveena Sirimella, Adnan M. Abu-Mahfouz S. R. Jino Ramson</i>	
Classification and Segmentation Of Eosinophilic Esophagitis Using ViT and FCN-ResNet50 Models	94
<i>Divya R, Swathi Mogilisetty, Shamil S U, D Prema</i>	
FPGA Implementation and Comparative Analysis of Chaotic Map Based Pseudo Random Number Generators	100
<i>K. Rajesh, H.Victor Du John, A. Tamilselvan</i>	
A VMD-Based Feature Extraction Framework for EEG in Schizophrenia Detection Toward CAD Implementation	106
<i>Grace Neethu P, Bandi Varshitha, Angel Mariya, D Narain Ponraj, M.S.P Subathra, Joseline Sofia Sharon</i>	
AI-Based FPGA-Accelerated Lightweight YOLOv8n Model for Real-Time PCB Defect Detection Using the PYNQ-Z2 Board	112
<i>Stephen Sagayaraj A, Elango S, Kalavathi Devi T, Danielraj A, Muthu Santhiya M, Kesavee S K</i>	
Device to System Level Design of an Energy Efficient VLSI Architecture for Modern Application	117
<i>Varaprasad Lokhanadam, K.Venkata Ramanaiah</i>	
High-Speed InP/InGaAs HEMTs with Cu trap InAlAs buffer for enhanced RF Performance	122
<i>Palleni Pavani, S.Sheeba Jeya Sophia</i>	
RISC-V Based Audio Equalizer Using Zynq FPGA	127
<i>Amar Babu Yandrapati, Dharma Teja Akuthota, Ramya Yadmakanti, Veeranjanyulu Desu</i>	
Adaptive Battery Management System for Efficient Integration of Bifacial PV and GaN Power Converters	132
<i>Kiruthiga Devi V, Veena P, Jeyabharath R, Kalaiselvan S, Dharaneesh R, Dinakar E</i>	
FPGA-Based Implementation of a Full LIF Spiking Neural Network for Neuromorphic Computation	137
<i>Surekha Musali, Amar Babu Yandrapati, K Babul</i>	
Compact and Efficient Microstrip Patch Antenna Design for Tactical Communication Systems	142
<i>Vanitha U, Akash Kumaran A G, Guhan A, Harin M, Jai Prakash Narayanan</i>	
Implementation of an Efficient AES-128 Algorithm Using FPGA	150
<i>Lokesh V, Nithesh M, Raghav M B, Rakesh S, Sridevi Sathya Priya S</i>	
Edge-Native Text-Conditional Noise Reduction: A Multimodal Approach via FiLM-Modulated U-Nets	155
<i>Kishore N S, M Chandralekha, Sanjjeey A, Rahul Raj M</i>	
Design Space Exploration of Full Adders in High-Performance 8×8 Multiplier on Reconfigurable Hardware	161
<i>Gandla Tejaswini, Sivaraman R, Muralidharan D</i>	
ESP32 Implementation of Smart VANET-Enabled Traffic Signal Control for Emergency Response Optimization and Urban Congestion Reduction	167
<i>Chethana P, Bhetalam Priyanka, Anusudha T A</i>	
Design and Simulation of a 6-Blade Circular Slot Bandpass FSS for 28 GHz	174
<i>Sapna B A, K Ramasamy, P. Kalaivani, Lakshman Kumar R, Bhupanithi G, Devan Saroram U G</i>	

A Hybrid ICA–Spectral Scoring Framework for Robust Non-Invasive Fetal ECG Extraction	178
<i>Reshma N, Narmatha M, Sofiya N, Suganth S, Samuelraj Chrysolite G</i>	
HAMNet: Hierarchical Artifact Memory Network for Interpretable Deepfake Audio Detection	183
<i>Nithya Shankar S, Sai Raman D, M. Chandralekha, Rahul Raj M</i>	
Unsupervised Wearable Biosignal Anomaly Detection for Stress Monitoring using WESAD Dataset	189
<i>Haritha J, Logeswaran K, Sriram R, Umesh A</i>	
Configurable UART IP Core Design Using FSM and RS-422 Interface for System-on-Chip Solutions	194
<i>G. Karthikeyan, J. Samson Immanuel, B. NithishKumar, J. Kishore, T. Manikandan</i>	
Security Analysis of the BB84 Quantum Key Distribution Protocol Using Qiskit	198
<i>Tushar Kumar Chauhan, Sharon Rose J, Rinisha Jeshni K, Annie Reachel A, N.M Sivamangai</i>	
Architectural Optimization of a 16-Bit Vedic Multiplier for Power-Efficient High-Speed Computing	204
<i>V.Muralidharan, E.Pratheeka, C.Saranya, C.Sujith Kumar</i>	
Design and Comparative Analysis of an All-Digital Phase-Locked Loop (ADPLL) across CMOS Technology Nodes	211
<i>Harshith Varma Rudra Raju, Papanasam E</i>	
Advancing Early Diagnosis of Alzheimer’s Disease Using Explainable AI and Neuroimaging	216
<i>Pavani Tella, Padma Vasavi Kalluru, Susmitha Sri Ramani Vadali, Sai Naga Sreya Pothapragada Pranathi Priya Potu, Shanmukhi Mutya Lakshmi Mani Ratna Thota</i>	
NAVIS - Design and Development of a CubeSat for Maritime Data Acquisition System	221
<i>Abishek R P, Dinesh R, Hariprassat K, Thyla B</i>	
RTL to GDS Implementation of a RISC-V SoC with Integrated Timer using Openlane Framework	226
<i>Gavaskar K, Shivappriya S N, Ishwerya V, Kanagadharshan V, Elango S, Anbumani V</i>	
Design and Integration of Low Power Memory Subsystems in RISC-V cores	231
<i>Jenyfal Sampson, S. P. Velmurugan, Dhanushkumar S</i>	
HEAL Lite: A Smart Wearable Tremor Monitoring and prediction System with AI and Hybrid Storage	235
<i>Jenyfal Sampson, S. P. Velmurugan, Karuppasamy T, M.Y.Mohamed Irfan, A.P.Vijaybaskar Dhanushkumar S</i>	
Intelligent Intrusion-Resilient Load Balancing in SDN using Machine Learning for Adaptive Traffic Rerouting	240
<i>Vanitha U, Ajin Ribia P, Dharshini M, Charlotte Infantia M</i>	
Design and Implementation of a Lattice-Based Post-Quantum Secure Bootloader for RISC-V with QEMU-Based Validation	247
<i>Durga Lakshmi Mownish Bugatha, Rani Medikonda</i>	
An In-Depth Simulation-Based Study of Binary and Stochastic Arithmetic for Energy-Efficient VLSI Architecture	253
<i>Diya Cabral, Nimmy M Philip, Anoop E G, Deepa N R</i>	
Low Latency Drowning Prevention: Design and Implementation of a Smart Safety Belt with Autonomous, Sensor-Fusion-Triggered Inflation	261
<i>Parimelazhagan S, Thirumorthy S M, Karthikeyan M V, Tephillah S, Silva Deena J</i>	

An Enhanced Physical Design Analysis of a RISC-V CPU using Skywater 130 nm PDK	267
<i>Gavaskar K, Shivapriya S N, Deepika K, Naveen Kumar S, Thushara Hameed, Elango S</i>	
Implementation of PRESENT Block Cipher with DNA Cryptography in Verilog HDL	273
<i>Vishnu Bharat Nandan Kurmam, Vijaya Kumar P</i>	
Real-Time Diabetics Retinopathy Detection Using FPGA-Accelerated Deep Learning	278
<i>Hinduja V, Mukesh HS, Navaneethan S, Arunkumar K, Ramya M</i>	
Design And Analysis Of Low Power And Area Efficient Approximate Carry Select Adder For Various Applications	284
<i>Peratchi Swathy A, Rachana G, Karthika K, Arishenbagam.P</i>	
Hybrid State-of-Charge Estimation for a 23-Series LiFePO ₄ Battery Pack Using OCV–SOC Calibration and Coulomb Counting	290
<i>Gorakhnath, Lalit Mohan Saini, Prabhash Mishra</i>	
Physics Guided Transfer Learning and Explainable AI for Sub-5 nm Negative Capacitance FETs	296
<i>Pearly Princess. J, D. S. Shylu Sam, Harish Kathiravan M, Blessy Evangeline. S</i>	
Design and Implementation of a Coupled Inductor Four Port High Gain DC-DC Converter with Ripple Minimization for PV Systems	301
<i>Jaanu A S N, Geetha A, Carmel Sobia M</i>	
Hybrid CNN–Transformer Enabled Channel Estimation and Adaptive Power Controlled RIS-MIMO Transmission Framework for 6G Networks	307
<i>Lavanya R, Rajeswari.P, A. Yogeshwaran</i>	
FPGA-Based Edge Computing Architecture for Secure, Offline Electronic Medical Records: A Comprehensive Design and Performance Analysis	313
<i>Gracia D, Gowtham Rangasamy, Harshad Balakrishnan, Kabilan Udhayakumar, Kevin Michael Antony</i>	
Design and Implementation of the Gate Driver Based SiC Power Module	321
<i>Kavitha S, Kumar C</i>	
Image-Based Leukemia Diagnosis: A Machine Learning Approach for Accurate Subtype Identification	325
<i>S. Dhanasekar, Praveen GK, Mathiyazhagan R, Vivegha V, Sri Karthika L, P Malin Bruntha</i>	
Detection Of Voice Disorders Using Machine Learning with Data Augmentation	330
<i>G.L.N. Murthy, Y. Lakshmi Priya, G. Vijay Kumar, K. Santosh Kumar</i>	
Low-power Approximate Compressors for Error-Resilient Applications	336
<i>Rishi Bagri, Ajay Rupani, Deepika Bansal</i>	
Numerical Analysis of Contact Resistivity Thresholds in Crystalline Silicon Solar Cells	342
<i>Ahathiyan G. S, H. Victor Du John, Harish Kathiravan M</i>	
High-Isolation Eight Ports Ring-Shaped THz MIMO Antenna with Defect Optimized Ground Plane for On-Chip 6G Applications	347
<i>Veera Boopathy E, Vigneash L, Vetrivale K.M, Parthipan V, Santhosh J, Mydhili S.K</i>	
A Hybrid ECM–Particle Filter Framework with Machine Learning Enhancement for Accurate SOC/SOH Estimation in Lithium-Ion Battery Management Systems	352
<i>Nirmala M, Mukund V, Nehal M, Nigin S, Shyam Michael R</i>	

FPGA-Based Intelligent Traffic Signal Control System Using Fuzzy Logic	359
<i>Amar Babu Yandrapati, Salomi Naidu Kode, Manish Nagula, Sainadh Varikuti</i>	
Demonstration of Tapered Fin Vertical GaN FinFET for Achieving $< 0.01 \text{ m}\Omega\cdot\text{cm}^2$ ON Resistance	363
<i>Ancy Michel, Angelin Delight A, Navin M George, D. Nirmal</i>	
Analysis of RF Performance in Negative Capacitance FETs for Low-Power Circuits	368
<i>Pearly Princess. J, D. S. Shylu Sam, Harish Kathiravan M, Blessy Evangeline. S</i>	
Attention-Augmented RT-DETR-L for Real-Time Multi-Class Grape Leaf Disease Classification	373
<i>RanjithKumar Sakthivel, Parthasarathy Velusamy, Saravana Kumar Ganesan, Santhosh Rajendran Manikandan Bose, Ajith Nagaraj</i>	
Design of FIR-Enhanced Convolutional Neural Networks through Hardware-Aware NAS with Hybrid Vedic Multipliers	379
<i>P.Esther Jebarani, A.Amir Anton Jone, M.Preethi, Ben.M.Jebin, Kummaramsetty Sainath</i>	
Real World Performance Evaluation of AI Hardware: Beyond Standardized Benchmarks	386
<i>Chithik Raja Mohamed Sinnaiya, Mohammed Musallam Al-Mahri, Wasim Haidar SK Venkateshwaran Radhakrishnan, Devarajan Veerasamy, Ayaz Mohiuddin</i>	
Latency-Aware YOLOv26 with EMA-Stabilized Training and a P2 Head for Potato Blight Detection	393
<i>Ajith Nagaraj, Parthasarathy Velusamy, Saravana Kumar Ganesan, Santhosh Rajendran, Manikandan Bose Ranjithkumar Sakthivel</i>	
A Study on TMD as Channel Materials in Enhancing FET Characteristics	399
<i>Syed Mustafaa M, Kavitha V P</i>	
Design and Evaluation of FA/MA-Graded $\text{FA}_x\text{MA}_{1-x}\text{SnI}_3$ Absorber for High-Efficiency, Lead-Free Perovskite Solar Cells	406
<i>S. Hemanandh, S. Saravanan, R. Nithiswaran, J. Charles Pravin</i>	
Physics Informed ANN Based Compact Modeling of Gate All Around FETs for Sub 5nm Technology Nodes	412
<i>Akula Charan, L. Satya Priya, P. Shyam, J. Charles Pravin</i>	
A Rectangularly Slotted 2×2 Antenna for 5G/6G Mobile Communication	418
<i>Mishaa Manikandan M, G Shine Let, Blessy Annie Flora J, J Jeevitha</i>	
High speed Semiconductor based control circuit for Battery Equalization used in Electric vehicle Battery management system	422
<i>Femy P. H., Jayakumar J.</i>	
A Diameter-Based Rectilinear Partitioning Algorithm for VLSI Floorplan Optimization	428
<i>Saurabh Agarwal, Akash Kumar Pradhan, Sindhu, Kaliban, Karthik M Kanadal, Akilan</i>	
Investigation on the impact of p-type doping layer in SoI MOSFETs for analog/digital IC applications	433
<i>G Dhivyasri, Ajayan J, Ribu Mathew, Vikramathithan A C, M Manikandan, Sreejith S</i>	
Machine Learning-Driven Optimization of AlN/GaN MOSHEMTs Performance: Predicting Device Characteristics Based on Geometric and Material Parameters	437
<i>M Manikandan, Ajayan J, K.Bikshalu, G Dhivyasri, Sreejith S, Padmavathi M</i>	

Thermal Dynamics of Nanoscale CMOS Schmitt Trigger Circuits Implemented in 16nm FinFET Process Operating Over Wide Supply Levels	443
<i>Shilagani Shivaprasad, Salendra Suresh, Jagan Ankam, J.Ajayan, Rathna Koushal Janamanchi Binola K Jebalin. I.V</i>	
Design and Comparative Analysis of Ultra-Low Power, High-Speed CMOS Schmitt Triggers in 16nm FinFET Technology	448
<i>Shilagani Shivaprasad, Rohith Reddy Enugala, Sathwika Kokku, J.Ajayan, Kandukuri Shiva Rao Godishela Ruthvik</i>	
FPGA-Based Hardware Accelerator for Number Theoretic Transform in Post Quantum Cryptography using Nexys-A7	454
<i>Saravanaperumal R, Nirmal Kumar P, Deepa Jose</i>	
A Metaheuristic Framework for Minimizing Design Errors in Low-Pass Chebyshev Filter Synthesis	459
<i>Souvik Dey, Provas Kumar Roy, Angsuman Sarkar</i>	