

# **2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2026)**

**Bratislava, Slovakia  
27-29 April 2026**

IEEE Catalog Number:  
ISBN:

CFP26DDE-POD  
979-8-3315-8230-2



Copyright © 2026, IEEE

All Rights Reserved

**Copyright and Reprint Permissions:**

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

|                         |                   |
|-------------------------|-------------------|
| IEEE Catalog Number:    | CFP26DDE-POD      |
| ISBN (Print-On-Demand): | 979-8-3315-8230-2 |
| ISBN (Online):          | 979-8-3315-8229-6 |
| ISSN:                   | 2334-3133         |

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA

|         |                        |
|---------|------------------------|
| Phone:  | (845) 758-0400         |
| Fax:    | (845) 758-2633         |
| E-mail: | curran@proceedings.com |
| Web:    | www.proceedings.com    |

# TABLE OF CONTENTS

|                                                                                                                                                      |    |
|------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| Conditional Variational Autoencoders for Statistical MOSFET Modeling .....                                                                           | 1  |
| <i>Dawid Sudowski, Dominik Kasprowicz</i>                                                                                                            |    |
| Assessing the Vulnerability of Open-Source RISC-V Processors to Transient Execution Attacks .....                                                    | 7  |
| <i>Elia Lazzeri, Gianluca Furano, Luca Cassano</i>                                                                                                   |    |
| Evaluating Communication and Architectural Overheads in NTT Accelerators for ML-KEM .....                                                            | 13 |
| <i>Stefano Di Matteo, Emanuele Valea</i>                                                                                                             |    |
| Co-Optimizing Performance and Security of Analog Integrated Circuits .....                                                                           | 19 |
| <i>Abdullah Bayram, Haralampos-G. Stratigopoulos, Engin Afacan</i>                                                                                   |    |
| A Wideband Q/V Band Cascode Darlington Power Amplifier Using Transmission Line Transformer<br>and Current-Reuse Techniques .....                     | 25 |
| <i>Chin-Wei Kuo, Hsin-Chieh Lin, Chien-Nan Kuo, Hwann-Kaeo Chiou</i>                                                                                 |    |
| CAD Software for the Detection of Floating Metals for Advanced CMOS Technologies .....                                                               | 31 |
| <i>Sweekriti Patle, Marika Grochowska, Witold A. Pleskacz</i>                                                                                        |    |
| A SAT-Hard Compound Logic Locking Scheme with Empirical Resistance to Known Structural<br>Attacks .....                                              | 37 |
| <i>Sonali Shukla, Govind Rajhans Jadhav, Durgesh Sardan, Suryakant Toraskar, Jaynarayan T Tudu<br/>Makoto Ikeda, Masahiro Fujita, Virendra Singh</i> |    |
| FRAPPE: Feasibility Report on Accelerating Payload Pattern-Matching Engines in Intrusion Detection<br>Systems with FPGAs .....                       | 43 |
| <i>Lukáš Šišmiš, Jan Kořenek</i>                                                                                                                     |    |
| DP-MCTS: Deep Payout-Driven MCTS for Approximate Accelerator Design .....                                                                            | 49 |
| <i>Muhammad Awais, Hassan Ghasemzadeh Mohammadi, Sayed Morteza Jawadi, Marco Platzner</i>                                                            |    |
| Experimental Analysis of FreeRTOS Dependability Through Targeted Fault Injection Campaigns .....                                                     | 55 |
| <i>Luca Mannella, Stefano Di Carlo, Alessandro Savino</i>                                                                                            |    |
| Reliability Assessment in Approximate Accelerator Synthesis .....                                                                                    | 61 |
| <i>Somayeh Sadeghi-Kohan, Muhammad Awais, Qazi Arbab Ahmed, Marco Platzner, Sybille Hellebrand<br/>Thorsten Jungeblut, Hans-Joachim Wunderlich</i>   |    |
| On-Chip Sensor with Programmable Delay Logic to Monitor Memory Aging Evolution .....                                                                 | 67 |
| <i>Fabian Vargas, Vache Galstyan, Gurgen Harutyunyan, Yervant Zorian</i>                                                                             |    |
| Periphery-Aware Power Side-Channel Hardening for Digital CIM-BNN Accelerators .....                                                                  | 73 |
| <i>Fouwad Jamil Mir, Abdullah Aljuffri, Said Hamdioui, Mottaqiallah Taouil</i>                                                                       |    |
| A CMOS 72 kHz—123 MHz Tunable Oscillator for Low-Power IoT Applications .....                                                                        | 79 |
| <i>Róbert Ondica, Daniel Arbet, Martin Kováč, Miroslav Potočný, Viera Stopjaková</i>                                                                 |    |
| A Power-Efficient Analog Hardware Swish-Based Artificial Neural Network Architecture for Star<br>Evolutionary Phase Classification .....             | 85 |
| <i>Andreas Papathanasiou, Vassilis Alimisis, Alak Majumder, Paul P. Sotiriadis</i>                                                                   |    |

|                                                                                                                                                      |     |
|------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Silicon-Proven Low-Dropout Regulator Designed in 65 Nm CMOS Technology .....                                                                         | 91  |
| <i>David Maljar, Róbert Ondica, Daniel Arbet, Martin Kováč, Viera Stopjaková</i>                                                                     |     |
| Measurement-Driven Adaptive Low-Overhead Implementation of Multi-Controlled Toffoli Gates .....                                                      | 97  |
| <i>Abhoy Kole, Till Schnittka, Rolf Drechsler</i>                                                                                                    |     |
| Investigation of MPPT Control for Hybrid Voltage Converter in Low-Power Energy Harvesters .....                                                      | 103 |
| <i>Martin Kováč, Róbert Ondica, Richard Bagín, Daniel Arbet, Viera Stopjaková</i>                                                                    |     |
| A 320.3 fj/Bit UCIe Advanced Package TX Driver in 28 nm FDSOI .....                                                                                  | 109 |
| <i>Patryk Kozicki, Viki Szortyka, Witold A. Pleskacz</i>                                                                                             |     |
| Harmonic-Controlled Bandpass Filter with Upper Stopband Suppression for 6G Applications .....                                                        | 113 |
| <i>Sanghoon Jeong, Juseop Lee</i>                                                                                                                    |     |
| Ambient Parametric Test Reduction in Post-Silicon Production Testing via Temperature-Dependent<br>Modelling: Three Approaches and a Case Study ..... | 117 |
| <i>Bianca Carbunescu-Stoenescu, Emilian David, Mihai Popovici, Valentina Davidoiu, Marina Topa<br/>Andi Buzo, Georg Pelz</i>                         |     |
| MTBT: Multi-Target Bit Trojan Attack for Quantized Neural Networks .....                                                                             | 121 |
| <i>Akiha Kusumoto, Mohammad Hasan Ahmadilivani, Jaan Raik</i>                                                                                        |     |
| Integrated Gate Driver with Adaptive Dead-Time Control and Gate-Drive Boost for High-Efficiency<br>BCD Synchronous Buck Converters .....             | 125 |
| <i>Fahd Khan, Niccolo' Brambilla, Sandro Rossi, Calogero Ribellino, Edoardo Bonizzoni, Piero Malcovati</i>                                           |     |
| A Parallel FPGA Architecture for Data Clustering Using the Potts Model .....                                                                         | 129 |
| <i>Xingjian Gao, Jie Han</i>                                                                                                                         |     |
| Monolithic Quantum Random Number Generator Containing Si-LED, SPAD and Analog Processing .....                                                       | 133 |
| <i>Horst Zimmermann, David Bugl, Bernhard Goll, Michael Hofbauer, Kerstin Schneider-Hornstein<br/>Hiwa Mahmoudi</i>                                  |     |
| Ageing Monitoring for Commercial Microcontrollers Based on Timing Windows .....                                                                      | 138 |
| <i>Leandro Lanzieri, Jiri Kral, Goerschwin Fey, Holger Schlarb, Thomas C. Schmidt</i>                                                                |     |
| Efficient Co-Design of Networked Control Systems with 5G Configured Grant Scheduling .....                                                           | 143 |
| <i>Yungang Pan, Max Nyberg Carlsson, Soheil Samii, Petru Eles, Zebo Peng</i>                                                                         |     |
| Approximated MAGIC-ReRAM Adder Circuits for Low-Latency In-Memory Computing .....                                                                    | 147 |
| <i>Saeideh Nabipour, Chandan Kumar Jha, Saeideh Shirinzadeh, Rolf Drechsler</i>                                                                      |     |
| Error Injecting Circuit: An Alternative to Discrete Gaussian Samplers .....                                                                          | 151 |
| <i>Andrea Marengo, Emanuele Valea, Elena Ioana Vatajelu</i>                                                                                          |     |
| Pulsed Electromagnetic Fault Injection on Ro-Based True Random Number Generators in FPGAs .....                                                      | 155 |
| <i>Sami El Amraoui, Mahdi Allaw, Florian Pebay-Peyroula, Régis Leveugle, Paolo Maistri</i>                                                           |     |
| Fan-In Aware Graph-Based Optimization for MAC-Based in-Memory Computing .....                                                                        | 160 |
| <i>Fatemeh Shirinzadeh, Abhoy Kole, Kamalika Datta, Saeideh Shirinzadeh, Rolf Drechsler</i>                                                          |     |
| A Framework for Chiplet Authentication During Post-Stacking Test .....                                                                               | 165 |
| <i>Juan Suzano, Anthony Philippe, Fady Abouzeid, Philippe Roche, Giorgio Di Natale</i>                                                               |     |

|                                                                                                                                        |     |
|----------------------------------------------------------------------------------------------------------------------------------------|-----|
| A Model-Driven Approach to Variable-Frequency Clock Synthesis for PSN-Resilient IC Wake-Up .....                                       | 170 |
| <i>Vipin K Singh, Vijay P Yadav, Vassilis Alimisis, Paul P. Sotiriadis, Shubhankar Majumdar, Alak Majumder</i>                         |     |
| ANN-Based Ultra Fast Synthesis of Flash ADCs .....                                                                                     | 174 |
| <i>Abdullah Bayram, Hakan Taşkıran, Engin Afacan</i>                                                                                   |     |
| Comparative Analysis of Hardware Accelerator Architectures for Performance and Energy Efficient<br>Deep Neural Network Execution ..... | 178 |
| <i>Salsabil Saoudi, Mario Barbareschi, Alberto Bosio</i>                                                                               |     |
| Security-Aware Benchmarks for Performance Exploration of CHERI-Enabled Architectures .....                                             | 182 |
| <i>Spandan Das, Sayak Deb, Khushboo Qayyum, Sallar Ahmadi-Pour, Christoph Lüth, Rolf Drechsler</i>                                     |     |
| BLAR-3D: Beta-Regulated Learning-Based Adaptive Routing for 3D Network-on-Chip .....                                                   | 186 |
| <i>Cevdet Aslan, Suleyman Tosun</i>                                                                                                    |     |
| Influence of Temperature Variations on the Frequency of Two-Dimensional Mems Mirrors .....                                             | 190 |
| <i>Marlene Schneider, Norbert Druml, David Brunner</i>                                                                                 |     |
| Embedded Tutorial: AI Vs. Verification Engineer: Fight or Synergy? .....                                                               | 194 |
| <i>Marcela Zachariasova</i>                                                                                                            |     |
| Embedded Tutorial Considerations on the Design of Resilient System-in-Package Based on On-Chip<br>Lifecycle Management .....           | 202 |
| <i>Fabian Vargas, Marko Andjelkovic, Christos Sotiriou</i>                                                                             |     |
| Special Session: Optimizing Edge AI - Current Challenges and the Neuromorphic Outlook .....                                            | 209 |
| <i>Milan Dinčić, Zoran Perić, Davide Bertozzi, Alice Bizzarri, Rizwan Tariq Syed, Edward Jones</i>                                     |     |
| <i>Riccardo Zese, Marko Andjelković, Fabian Luis Vargas, Milos Krstic, Oliver Rhodes, Modhe Almelih</i>                                |     |
| <i>Tamara Milovanović, Ivan Popović, Sofija Perić</i>                                                                                  |     |